# `vmaxuw` — Vector Maximum Unsigned Word

> **Category:** [VMX (Altivec)](../categories/vmx.md) · **Form:** [VX](../forms/VX.md) · **Opcode:** `0x10000082`

<!-- GENERATED: BEGIN -->

## Assembler Mnemonics

| Mnemonic | XML entry | Flags | Description |
| --- | --- | --- | --- |
| `vmaxuw` | `vmaxuw` | — | Vector Maximum Unsigned Word |

## Syntax

```asm
vmaxuw [VD], [VA], [VB]
```

## Encoding

### `vmaxuw` — form `VX`

- **Opcode word:** `0x10000082`
- **Primary opcode (bits 0–5):** `4`
- **Extended opcode:** `130`
- **Synchronising:** no

| Bits | Field | Meaning |
| --- | --- | --- |
| 0–5 | `OPCD` | primary opcode (4) |
| 6–10 | `VRT/VD` | destination vector register |
| 11–15 | `VRA/VA` | source A vector register |
| 16–20 | `VRB/VB` | source B vector register |
| 21–31 | `XO` | extended opcode (11 bits) |

## Operands

| Field | Role | Description |
| --- | --- | --- |
| `VA` | vmaxuw: read | Source A vector register. |
| `VB` | vmaxuw: read | Source B vector register. |
| `VD` | vmaxuw: write | Destination vector register. |

## Register Effects

### `vmaxuw`

- **Reads (always):** `VA`, `VB`
- **Reads (conditional):** _none_
- **Writes (always):** `VD`
- **Writes (conditional):** _none_

## Status-Register Effects

_No condition-register or status-register effects._

## Operation (pseudocode)

```
; No hand-written pseudocode for this instruction yet.
; The authoritative semantics are the Canary emitter snapshot under
; Implementation References; about half of Canary's emitters open
; with the PPC-style definition as a comment (`RD <- (RA) + (RB)`).
; Every side effect is also enumerated in the Register Effects and
; Status-Register Effects tables above.
```

## C Translation Example

```c
/* No hand-written C yet. Translate the Canary emitter snapshot   */
/* under Implementation References; its HIR maps directly:        */
/*   f.LoadGPR(n) / f.StoreGPR(n, v)  -> r[n] / r[n] = v          */
/*   f.LoadFPR / StoreFPR, f.LoadVR / StoreVR -> f[n], v[n]        */
/*   f.Load(ea, T), f.Store(ea, v) -> raw read / write; emitters   */
/*     wrap them in f.ByteSwap for the big-endian guest value      */
/*   f.UpdateCR(n, v)  -> CR field n from v's LOW 32 BITS vs 0     */
/*   f.LoadCA / f.StoreCA -> xer.CA;  f.StoreSAT -> vscr.SAT       */
/*   i.XO.RA, i.D.DS, ... -> the bit-fields listed under Operands  */
/* The Register Effects and Status-Register Effects tables above  */
/* enumerate every side effect a faithful translation must emit.  */
```

## Implementation References

**`vmaxuw`**
- Canary XML: [`tools/ppc-instructions.xml` — search for `mnem="vmaxuw"`](https://github.com/xenia-canary/xenia-canary/blob/f21ebd49e979e44f081f474df78c3fbfee9cb3f2/tools/ppc-instructions.xml)
- Canary emitter: [`src/xenia/cpu/ppc/ppc_emit_altivec.cc:862`](https://github.com/xenia-canary/xenia-canary/blob/f21ebd49e979e44f081f474df78c3fbfee9cb3f2/src/xenia/cpu/ppc/ppc_emit_altivec.cc#L862)
- Sylpheed opcode: [`crates/sylpheed-ppc/src/opcode.rs:357`](../../../crates/sylpheed-ppc/src/opcode.rs#L357)
- Sylpheed decoder: [`crates/sylpheed-ppc/src/decoder.rs:564`](../../../crates/sylpheed-ppc/src/decoder.rs#L564)
<details><summary>Canary emitter (frozen snapshot @ <code>f21ebd49e9</code>)</summary>

```cpp
int InstrEmit_vmaxuw(PPCHIRBuilder& f, const InstrData& i) {
  // (VD) <- max((VA), (VB)) (unsigned int32)
  Value* v = f.VectorMax(f.LoadVR(i.VX.VA), f.LoadVR(i.VX.VB), INT32_TYPE,
                         ARITHMETIC_UNSIGNED);
  f.StoreVR(i.VX.VD, v);
  return 0;
}
```
</details>

<!-- GENERATED: END -->

## Special Cases & Edge Conditions

- **Per-word unsigned max.** Four word lanes; `VD[i] = max(uint32(VA[i]), uint32(VB[i]))`. Lane 0 is the most-significant word.
- **Unsigned ordering.** `vmaxuw(0x8000_0000, 0x0000_0001) = 0x8000_0000`, opposite to [`vmaxsw`](vmaxsw.md).
- **No `VSCR` interaction, no XER, no exceptions.**
- **Common usage.** Hashtable bucket capacity tracking, packed 32-bit ID upper bounds.
- **Aliasing legal.**
- **No VMX128 sibling.**

## Related Instructions

- [`vminuw`](vminuw.md) — the matching minimum.
- [`vmaxsw`](vmaxsw.md) — same width, signed max.
- [`vmaxub`](vmaxub.md), [`vmaxuh`](vmaxuh.md) — unsigned max at byte / half width.
- [`vcmpgtuw`](vcmpgtuw.md) — separate compare-and-mask path.
- [`vsel`](vsel.md) — alternative selection.

## IBM Reference

- [AIX 7.3 — `vmaxuw` (Vector Maximum Unsigned Word)](https://www.ibm.com/docs/en/aix/7.3.0?topic=set-vmaxuw-vector-maximum-unsigned-word-instruction)
- [IBM AltiVec Technology Programmer's Interface Manual, Chapter 6 — Min/Max](https://www.nxp.com/docs/en/reference-manual/ALTIVECPIM.pdf)