Moving alloy/ into xenia/cpu/ to start simplifying things.
This commit is contained in:
30
src/xenia/cpu/frontend/ppc/test/bin/instr_addc.dis
Normal file
30
src/xenia/cpu/frontend/ppc/test/bin/instr_addc.dis
Normal file
@@ -0,0 +1,30 @@
|
||||
|
||||
/vagrant/src/xenia/cpu/frontend/ppc/test/bin//instr_addc.o: file format elf64-powerpc
|
||||
|
||||
|
||||
Disassembly of section .text:
|
||||
|
||||
0000000000100000 <test_addc_1>:
|
||||
100000: 7c 64 28 14 addc r3,r4,r5
|
||||
100004: 7c c0 01 14 adde r6,r0,r0
|
||||
100008: 4e 80 00 20 blr
|
||||
|
||||
000000000010000c <test_addc_2>:
|
||||
10000c: 7c 64 28 14 addc r3,r4,r5
|
||||
100010: 7c c0 01 14 adde r6,r0,r0
|
||||
100014: 4e 80 00 20 blr
|
||||
|
||||
0000000000100018 <test_addc_3>:
|
||||
100018: 7c 64 28 14 addc r3,r4,r5
|
||||
10001c: 7c c0 01 14 adde r6,r0,r0
|
||||
100020: 4e 80 00 20 blr
|
||||
|
||||
0000000000100024 <test_addc_4>:
|
||||
100024: 7c 64 28 14 addc r3,r4,r5
|
||||
100028: 7c c0 01 14 adde r6,r0,r0
|
||||
10002c: 4e 80 00 20 blr
|
||||
|
||||
0000000000100030 <test_addc_5>:
|
||||
100030: 7c 64 28 14 addc r3,r4,r5
|
||||
100034: 7c c0 01 14 adde r6,r0,r0
|
||||
100038: 4e 80 00 20 blr
|
||||
Reference in New Issue
Block a user