fabi/Xenia-Canary
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fixing vslo and vsro.

Browse Source
This commit is contained in:
Ben Vanik
2015-08-17 08:15:43 -07:00
parent 359e5b578a
commit 55068f230e
3 changed files with 85 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

39
src/xenia/cpu/frontend/testing/instr_vslo.s Normal file
View File

@@ -0,0 +1,39 @@
test_vslo_1:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [04040404, 04040404, 04040404, 04040404]
vslo v3, v3, v4
blr
#_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_OUT v4 [04040404, 04040404, 04040404, 04040404]
test_vslo_2:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [08080808, 08080808, 08080808, 08080808]
vslo v3, v3, v4
blr
#_ REGISTER_OUT v3 [11223344, 55667788, 99AABBCC, DDEEFF00]
#_ REGISTER_OUT v4 [08080808, 08080808, 08080808, 08080808]
test_vslo_3:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [12121212, 12121212, 12121212, 12121212]
vslo v3, v3, v4
blr
#_ REGISTER_OUT v3 [22334455, 66778899, AABBCCDD, EEFF0000]
#_ REGISTER_OUT v4 [12121212, 12121212, 12121212, 12121212]
test_vslo_4:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [80808080, 80808080, 80808080, 80808080]
vslo v3, v3, v4
blr
#_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_OUT v4 [80808080, 80808080, 80808080, 80808080]
test_vslo_5:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
vslo v3, v3, v4
blr
#_ REGISTER_OUT v3 [FF000000, 00000000, 00000000, 00000000]
#_ REGISTER_OUT v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

39
src/xenia/cpu/frontend/testing/instr_vsro.s Normal file
View File

@@ -0,0 +1,39 @@
test_vsro_1:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [04040404, 04040404, 04040404, 04040404]
vsro v3, v3, v4
blr
#_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_OUT v4 [04040404, 04040404, 04040404, 04040404]
test_vsro_2:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [08080808, 08080808, 08080808, 08080808]
vsro v3, v3, v4
blr
#_ REGISTER_OUT v3 [00001122, 33445566, 778899AA, BBCCDDEE]
#_ REGISTER_OUT v4 [08080808, 08080808, 08080808, 08080808]
test_vsro_3:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [12121212, 12121212, 12121212, 12121212]
vsro v3, v3, v4
blr
#_ REGISTER_OUT v3 [00000011, 22334455, 66778899, AABBCCDD]
#_ REGISTER_OUT v4 [12121212, 12121212, 12121212, 12121212]
test_vsro_4:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [80808080, 80808080, 80808080, 80808080]
vsro v3, v3, v4
blr
#_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_OUT v4 [80808080, 80808080, 80808080, 80808080]
test_vsro_5:
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
#_ REGISTER_IN v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
vsro v3, v3, v4
blr
#_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]
#_ REGISTER_OUT v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]