fabi/Xenia-Canary
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fixing SHR constant prop and new cntlz tests.

Browse Source
This commit is contained in:
Ben Vanik
2015-05-12 18:59:45 -07:00
parent 48ae4b65fb
commit cbdfd09e0f
9 changed files with 80 additions and 369 deletions
Download Patch File Download Diff File Expand all files Collapse all files

86
libxenia.vcxproj
View File

@@ -414,92 +414,6 @@
</ItemGroup>
<ItemGroup>
<None Include="src\xenia\cpu\backend\x64\x64_sequence.inl" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_add.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_addc.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_adde.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_addic.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_addme.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_addze.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_cntlzd.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_cntlzw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_divd.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_divdu.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_divw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_divwu.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_eqv.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_fabs.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_fsel.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_lvexx.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_lvl.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_lvr.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_lvsl.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_lvsr.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_mulhd.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_mulhdu.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_mulhw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_mulhwu.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_mulld.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_mulli.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_mullw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_neg.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_nor.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_ori.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_rldicl.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_rldicr.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_rlwimi.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_rlwinm.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_rlwnm.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_sld.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_slw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_srad.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_sradi.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_sraw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_srawi.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_srd.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_srw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_stvew.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_stvl.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_stvr.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_subf.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_subfc.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_subfe.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_subfic.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_subfme.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_subfze.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vaddshs.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vadduhm.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vcfsx.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vcmpxxfp.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vctsxs.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vmrghb.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vmrghh.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vmrghw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vmrglb.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vmrglh.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vmrglw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vperm.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vpermwi128.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vpkd3d128.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vpkshss.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vpkswss.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vrfin.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vrlimi128.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vsel.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vslb.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vsldoi.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vslh.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vslw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vspltb.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vsplth.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vspltisb.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vspltish.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vspltisw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vspltw.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vsubshs.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vsubuhm.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vupkd3d128.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vupkhsh.bin" />
<None Include="src\xenia\cpu\frontend\test\bin\instr_vupklsh.bin" />
<None Include="src\xenia\cpu\hir\opcodes.inl" />
<None Include="src\xenia\gpu\register_table.inc" />
<None Include="src\xenia\kernel\util\export_table_post.inc" />