Triang3l
|
ed09cac440
|
[D3D12] DXBC: vfetch RoundIndex, vertex index signedness fixes
|
2018-12-28 08:11:34 +03:00 |
|
Triang3l
|
e803ee84d5
|
[D3D12] Bind shared memory as UAV with memexport
|
2018-12-22 15:39:47 +03:00 |
|
Triang3l
|
6025599d3b
|
[D3D12] Request memory for memexport in shared memory
|
2018-12-22 00:57:31 +03:00 |
|
Triang3l
|
090bf8e353
|
[D3D12] Change RT in the title to something less ambiguous and more googlable
|
2018-12-20 20:48:15 +03:00 |
|
Triang3l
|
c84511a5f1
|
[GPU/D3D12] Update tessellation enums
|
2018-12-19 18:23:54 +03:00 |
|
Triang3l
|
574f85cc15
|
[D3D12] Refactoring: DXBC -> Dxbc
|
2018-12-14 13:25:07 +03:00 |
|
Triang3l
|
952819ed87
|
[D3D12] Don't 4KB-align sizes of resolve destinations
|
2018-12-13 15:22:16 +03:00 |
|
Triang3l
|
2b646ff425
|
[D3D12] Fake per-edge tessellation with continuous
|
2018-12-12 22:12:32 +03:00 |
|
Triang3l
|
7698944673
|
[D3D12] Swap red and blue in 8bpp gamma ramp
|
2018-12-09 15:53:57 +03:00 |
|
Triang3l
|
9427667a27
|
[D3D12] Experimental 2x resolution scale
|
2018-12-06 10:38:13 +03:00 |
|
Triang3l
|
bb53d722f9
|
[D3D12] Don't use switch in shaders on Intel, log GPU name
|
2018-12-03 16:31:49 +03:00 |
|
Triang3l
|
355d33dadd
|
[D3D12] Rename feature gflags
|
2018-11-25 23:25:56 +03:00 |
|
Triang3l
|
9a58841219
|
[D3D12] ROV: Use MSAA instead of SSAA
|
2018-11-25 16:37:38 +03:00 |
|
Triang3l
|
14b623465c
|
[D3D12] ROV: ForcedSampleCount=1 for safety
|
2018-11-21 20:53:11 +03:00 |
|
Triang3l
|
70fae20072
|
[D3D12] Apply scissor to resolve regions
|
2018-11-21 17:15:09 +03:00 |
|
Triang3l
|
c061836649
|
[D3D12] Enable ROV by default
|
2018-11-20 21:30:36 +03:00 |
|
Triang3l
|
b0b1e684f7
|
[D3D12] Fix UAV binding in EDRAM clear root signature
|
2018-11-20 21:29:04 +03:00 |
|
Triang3l
|
66a37c0cc3
|
[D3D12] ROV: Aliasing and bounds checking, retc instead of discard
|
2018-11-17 17:15:15 +03:00 |
|
Triang3l
|
e46244a996
|
[D3D12] Put shared memory in PS resource state because vfetch seems allowed in PS
|
2018-11-16 13:12:51 +03:00 |
|
Triang3l
|
38f421e89f
|
[D3D12] GPUTEXTUREFORMAT_6_5_5 as RBG
|
2018-11-16 12:56:19 +03:00 |
|
Triang3l
|
e1d771ab9c
|
[D3D12] GPUTEXTUREFORMAT_11_11_10 support
|
2018-11-14 17:02:19 +03:00 |
|
Triang3l
|
5e51306660
|
[D3D12] Integer texture comment and UpdateSystemConstantValues cleanup
|
2018-11-14 16:45:31 +03:00 |
|
Triang3l
|
8ff03bcfa0
|
[D3D12] Allow different loading modes for unsigned and signed textures
|
2018-11-14 13:52:16 +03:00 |
|
Triang3l
|
b4706054d0
|
[D3D12] U11V11W10 texture loading shader
|
2018-11-13 22:00:10 +03:00 |
|
Triang3l
|
4ad1c2c538
|
[D3D12] R11G11B10 unorm textures
|
2018-11-13 19:00:01 +03:00 |
|
Triang3l
|
ae48b3ffa8
|
[D3D12] Disable placed resources for RTV/DSV because of Nvidia
|
2018-11-10 22:45:55 +03:00 |
|
Triang3l
|
3b57c82fe4
|
[D3D12] ROV: Don't use the D24FS8-specific clear shader with ROV
|
2018-11-03 20:55:50 +03:00 |
|
Triang3l
|
7935bcf49f
|
[D3D12] Fix resolving of non-top-left sample
|
2018-11-02 20:21:33 +03:00 |
|
Triang3l
|
3af93e547a
|
[D3D12] Fix triangle fan winding order
|
2018-11-02 09:57:35 +03:00 |
|
Triang3l
|
5a79f675bd
|
[D3D12] ROV: Unbind resolve RT after using
|
2018-11-01 22:13:45 +03:00 |
|
Triang3l
|
251f078baf
|
[D3D12] Fix mipmapped cubemaps and stacked textures
|
2018-10-29 22:40:29 +03:00 |
|
Triang3l
|
83c99bc811
|
[D3D12] Fix resolve region handling
|
2018-10-28 14:36:41 +03:00 |
|
Triang3l
|
1d45a4f67e
|
[D3D12] Round to nearest when converting to fixed-point
|
2018-10-26 22:04:11 +03:00 |
|
Triang3l
|
f4844207ad
|
[D3D12] Mark 8_8_8_8_GAMMA_EDRAM as non-texture in the texture format list
|
2018-10-25 09:45:10 +03:00 |
|
Triang3l
|
fb5030171e
|
[D3D12] RGBA32F resolve
|
2018-10-25 09:32:19 +03:00 |
|
Triang3l
|
cabffea4d7
|
[D3D12] Write pixel, not sample, position to ps_param_gen
|
2018-10-24 17:08:15 +03:00 |
|
Triang3l
|
43f34d804a
|
[D3D12] Load D3D dynamically
|
2018-10-23 19:21:01 +03:00 |
|
Triang3l
|
b81bb4d68c
|
[D3D12] Code cleanup
|
2018-10-23 16:42:53 +03:00 |
|
Triang3l
|
31e0581304
|
[D3D12] Indexed line loops
|
2018-10-23 13:36:03 +03:00 |
|
Triang3l
|
f78c48d6f9
|
[D3D12] Triangle fans with primitive restart
|
2018-10-23 08:14:41 +03:00 |
|
Triang3l
|
f8d3e0c82f
|
[D3D12] ROV: Small stencil-related cleanup
|
2018-10-21 22:14:48 +03:00 |
|
Triang3l
|
8cfff36ec1
|
[D3D12] ROV: UAV barrier in Resolve
|
2018-10-21 14:53:29 +03:00 |
|
Triang3l
|
18ef1248f9
|
[D3D12] ROV: Use front face stencil for back face when needed
|
2018-10-19 11:55:01 +03:00 |
|
Triang3l
|
c1e78f6953
|
[D3D12] ROV: Broken stencil test
|
2018-10-19 11:33:50 +03:00 |
|
Triang3l
|
ea2864d21e
|
[D3D12] ROV: Stencil constant declarations
|
2018-10-18 23:02:25 +03:00 |
|
Triang3l
|
f48ea20880
|
[D3D12] ROV: Track which RTs and components have been actually written
|
2018-10-18 14:54:33 +03:00 |
|
Triang3l
|
1860bc6a59
|
[D3D12] Display whether ROV is actually used in the title
|
2018-10-17 17:53:37 +03:00 |
|
Triang3l
|
1c6d753e55
|
[D3D12] ROV: Depth test refactoring
|
2018-10-17 15:23:58 +03:00 |
|
Triang3l
|
17a737a358
|
[D3D12] Display ROV support in the window title
|
2018-10-16 21:19:45 +03:00 |
|
Triang3l
|
37fe120fe0
|
[D3D12] ROV: Write mask, write in ascending RT number order
|
2018-10-16 20:50:01 +03:00 |
|