Triang3l
|
b77ffe3df6
|
[D3D12] Output gamma ramp
|
2018-10-03 14:36:17 +03:00 |
|
Triang3l
|
90f586383a
|
[D3D12] Make tiled resources optional - not available on old Intel HD Graphics
|
2018-10-02 17:36:10 +03:00 |
|
Triang3l
|
9e17bbf016
|
[D3D12] Refactor system and bool/loop constants into separate descriptor ranges
|
2018-10-02 16:34:22 +03:00 |
|
Triang3l
|
2588aab89d
|
[GPU/D3D12] Float constant remapping fixes
|
2018-10-01 20:15:00 +03:00 |
|
Triang3l
|
c4599ff211
|
[D3D12] Compact float constants and don't split them into pages
|
2018-09-30 20:17:26 +03:00 |
|
Triang3l
|
eb50ebd885
|
[D3D12] Write to 8_8_8_8_GAMMA in gamma space
|
2018-09-29 13:30:05 +03:00 |
|
Triang3l
|
64209748e3
|
[D3D12] Better polygon offset scale
|
2018-09-29 12:01:09 +03:00 |
|
Triang3l
|
400747bf7c
|
[D3D12] Point sprite size
|
2018-09-29 11:25:03 +03:00 |
|
Triang3l
|
d9538e6cc2
|
[D3D12] Log unsupported texture formats and don't log texture invalidation
|
2018-09-27 10:27:55 +03:00 |
|
Triang3l
|
ea7d9e9060
|
[D3D12] Emulate reversed Z in shaders because it's unsupported on Nvidia
|
2018-09-26 20:46:24 +03:00 |
|
Triang3l
|
70103804c3
|
[D3D12] 8/16bpp resolves, fixed16 RT exp bias, RT format documentation
|
2018-09-26 16:10:23 +03:00 |
|
Triang3l
|
6e36101b42
|
[D3D12] Experimental write watch implementation for shared memory
|
2018-09-24 23:18:16 +03:00 |
|
Triang3l
|
005e590c92
|
[D3D12] SHM upload range cleanup and mask index buffer address
|
2018-09-23 18:37:41 +03:00 |
|
Triang3l
|
ecfa70284e
|
[D3D12] Treat gamma/as_16 EDRAM formats the same as their base formats
|
2018-09-22 19:22:57 +03:00 |
|
Triang3l
|
133604f249
|
[D3D12] Decompress textures if their size is not 4x4-aligned
|
2018-09-22 19:03:25 +03:00 |
|
Triang3l
|
bb24521c2b
|
[D3D12] DXT5 decompression shader (not used yet)
|
2018-09-22 15:52:07 +03:00 |
|
Triang3l
|
6e3cf5dd22
|
[D3D12] Cleanup selection in shaders and add some DXT5 alpha code
|
2018-09-21 21:22:33 +03:00 |
|
Triang3l
|
17e3f09c1e
|
[D3D12] DXT1 decompression shader
|
2018-09-21 08:55:55 +03:00 |
|
Triang3l
|
9daea21edc
|
[D3D12] Don't use _COLOR blend modes for alpha
|
2018-09-19 22:54:35 +03:00 |
|
Triang3l
|
4db3a927ad
|
[D3D12] Remove ID3DBlob from D3D12Shader
|
2018-09-19 17:08:48 +03:00 |
|
Triang3l
|
ed66694319
|
[D3D12] Slightly better logging
|
2018-09-19 16:50:13 +03:00 |
|
Triang3l
|
fdd536f572
|
[D3D12] Swap columns 0:39 and 40:79 of depth buffers in EDRAM
|
2018-09-19 11:40:28 +03:00 |
|
Triang3l
|
a27740a41f
|
[D3D12] Set binding texture to null if the key is not valid
|
2018-09-17 08:08:45 +03:00 |
|
Triang3l
|
79b745527c
|
[D3D12] Fix pipeline creation being stuck due to primitive topology type not being saved
|
2018-09-16 21:48:23 +03:00 |
|
Triang3l
|
be2d522e19
|
[D3D12] Rename shaders/bin to shaders/dxbc because of .gitignore
|
2018-09-16 20:35:10 +03:00 |
|
Triang3l
|
ae3d0bbb57
|
[D3D12] Clear both color and depth in resolves
|
2018-09-16 19:49:01 +03:00 |
|
Triang3l
|
f8506d6b62
|
[D3D12] Use ByteSwap64 in 64bpp raw resolve
|
2018-09-16 18:54:59 +03:00 |
|
Triang3l
|
5997ec6668
|
[D3D12] 64bpp resolve and clear - GTA IV ingame
|
2018-09-16 17:14:21 +03:00 |
|
Triang3l
|
5f0df6d1fa
|
[D3D12] Pipeline debug name, DXBC norm16 vertex fix
|
2018-09-16 15:57:22 +03:00 |
|
Triang3l
|
c9ffe98d21
|
[D3D12] 64bpp raw resolve and EDRAM refactoring
|
2018-09-16 15:11:11 +03:00 |
|
Triang3l
|
5be78ab369
|
[D3D12] Non-indexed triangle fans and resource creation refactoring
|
2018-09-15 23:41:16 +03:00 |
|
Triang3l
|
d1f185c744
|
[D3D12] Triangle fan conversion (untested, only indexed and without cache)
|
2018-09-15 15:11:03 +03:00 |
|
Triang3l
|
a6304cd9fe
|
[D3D12] Fix 7e3 and 20e4 conversion negative value handling
|
2018-09-13 20:03:05 +03:00 |
|
Triang3l
|
099de4487b
|
[D3D12] DXBC vertex W format
|
2018-09-12 21:39:13 +03:00 |
|
Triang3l
|
15e0501a49
|
[D3D12] DXBC binding fixes
|
2018-09-11 23:15:32 +03:00 |
|
Triang3l
|
2a98d29eda
|
[D3D12] DXBC: Most of tfetch
|
2018-09-11 22:57:08 +03:00 |
|
Triang3l
|
d4334312f3
|
[D3D12] DXBC samplers
|
2018-09-11 12:37:47 +03:00 |
|
Triang3l
|
4268466383
|
[D3D12] DXBC texture bindings (but no samplers and fetch)
|
2018-09-09 23:33:08 +03:00 |
|
Triang3l
|
4212d2296a
|
[D3D12] Remove 6_5_5 textures temporarily because they need custom untililng
|
2018-09-06 23:14:35 +03:00 |
|
Triang3l
|
8268825f3b
|
[D3D12] Switch to DXBC shader translator (currently unusable)
|
2018-08-30 20:42:22 +03:00 |
|
Triang3l
|
501bec8e5e
|
[D3D12] Change root signature to allow vfetch in pixel shaders
|
2018-08-30 14:02:32 +03:00 |
|
Triang3l
|
a30f8d6374
|
[D3D12] DXBC RDEF cbuffers
|
2018-08-29 19:46:38 +03:00 |
|
Triang3l
|
443e371a94
|
[D3D12] Make SHM t0 and textures t1+ in VS as in DXBC SHM will be added first
|
2018-08-28 17:42:11 +03:00 |
|
Triang3l
|
b3650a4b66
|
[D3D12] 6_5_5 texture format
|
2018-08-28 16:22:31 +03:00 |
|
Triang3l
|
c2a5b65f8d
|
[D3D12] Packed texture format swizzles
|
2018-08-28 16:10:26 +03:00 |
|
Triang3l
|
df22ef2e6a
|
[D3D12] EDRAM store sorting fix and RT base logging
|
2018-08-28 14:58:52 +03:00 |
|
Triang3l
|
90a36e3818
|
[D3D12] Alphatest fix and HLSL style cleanup
|
2018-08-27 17:21:57 +03:00 |
|
Triang3l
|
629a8e0e25
|
[D3D12] Profile GPU time via BeginFrame
|
2018-08-27 12:54:15 +03:00 |
|
Triang3l
|
6d48b856b9
|
[D3D12] Point sprites and color exponent bias
|
2018-08-27 12:36:09 +03:00 |
|
Triang3l
|
1818905366
|
[D3D12] Add a flag to toggle half pixel offset
|
2018-08-26 23:50:38 +03:00 |
|