73 lines
2.6 KiB
ArmAsm
73 lines
2.6 KiB
ArmAsm
test_vsrah_1:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [00000000, 00000000, 00000000, 00000000]
|
|
vsrah v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v4 [00000000, 00000000, 00000000, 00000000]
|
|
|
|
test_vsrah_2:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [00010001, 00010001, 00010001, 00010001]
|
|
vsrah v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v4 [00010001, 00010001, 00010001, 00010001]
|
|
|
|
test_vsrah_3:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [000F000F, 000F000F, 000F000F, 000F000F]
|
|
vsrah v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v4 [000F000F, 000F000F, 000F000F, 000F000F]
|
|
|
|
test_vsrah_4:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [00100010, 00100010, 00100010, 00100010]
|
|
vsrah v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v4 [00100010, 00100010, 00100010, 00100010]
|
|
|
|
test_vsrah_5:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [00090009, 00090009, 00090009, 00090009]
|
|
vsrah v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v4 [00090009, 00090009, 00090009, 00090009]
|
|
|
|
test_vsrah_6:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [00110011, 00110011, 00110011, 00110011]
|
|
vsrah v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v4 [00110011, 00110011, 00110011, 00110011]
|
|
|
|
test_vsrah_7:
|
|
#_ REGISTER_IN v3 [7FFF7FFF, 7FFF7FFF, 7FFF7FFF, 7FFF7FFF]
|
|
#_ REGISTER_IN v4 [00010001, 00010001, 00010001, 00010001]
|
|
vsrah v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [3FFF3FFF, 3FFF3FFF, 3FFF3FFF, 3FFF3FFF]
|
|
#_ REGISTER_OUT v4 [00010001, 00010001, 00010001, 00010001]
|
|
|
|
test_vsrah_8:
|
|
#_ REGISTER_IN v3 [80008000, 80008000, 80008000, 80008000]
|
|
#_ REGISTER_IN v4 [00010001, 00010001, 00010001, 00010001]
|
|
vsrah v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [C000C000, C000C000, C000C000, C000C000]
|
|
#_ REGISTER_OUT v4 [00010001, 00010001, 00010001, 00010001]
|
|
|
|
test_vsrah_9:
|
|
#_ REGISTER_IN v3 [12345678, 87654321, 11223344, 55667788]
|
|
#_ REGISTER_IN v4 [000D000D, 000D000D, 000D000D, 000D000D]
|
|
vsrah v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [12345678, 87654321, 11223344, 55667788]
|
|
#_ REGISTER_OUT v4 [000D000D, 000D000D, 000D000D, 000D000D]
|
|
#_ REGISTER_OUT v5 [00000002, FFFC0002, 00000001, 00020003]
|