45 lines
1.7 KiB
ArmAsm
45 lines
1.7 KiB
ArmAsm
test_vavgsw_1:
|
|
#_ REGISTER_IN v3 [00000002, 00000004, 00000006, 00000008]
|
|
#_ REGISTER_IN v4 [00000001, 00000003, 00000005, 00000007]
|
|
vavgsw v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [00000002, 00000004, 00000006, 00000008]
|
|
#_ REGISTER_OUT v4 [00000001, 00000003, 00000005, 00000007]
|
|
#_ REGISTER_OUT v5 [00000002, 00000004, 00000006, 00000008]
|
|
|
|
test_vavgsw_2:
|
|
#_ REGISTER_IN v3 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
#_ REGISTER_IN v4 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
vavgsw v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
#_ REGISTER_OUT v4 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
#_ REGISTER_OUT v5 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
|
|
test_vavgsw_3:
|
|
#_ REGISTER_IN v3 [80000000, 80000000, 80000000, 80000000]
|
|
#_ REGISTER_IN v4 [80000000, 80000000, 80000000, 80000000]
|
|
vavgsw v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [80000000, 80000000, 80000000, 80000000]
|
|
#_ REGISTER_OUT v4 [80000000, 80000000, 80000000, 80000000]
|
|
#_ REGISTER_OUT v5 [80000000, 80000000, 80000000, 80000000]
|
|
|
|
test_vavgsw_4:
|
|
#_ REGISTER_IN v3 [00000000, 00000000, 00000000, 00000000]
|
|
#_ REGISTER_IN v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
vavgsw v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]
|
|
#_ REGISTER_OUT v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v5 [00000000, 00000000, 00000000, 00000000]
|
|
|
|
test_vavgsw_5:
|
|
#_ REGISTER_IN v3 [00000001, 00000001, 00000001, 00000001]
|
|
#_ REGISTER_IN v4 [00000000, 00000000, 00000000, 00000000]
|
|
vavgsw v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]
|
|
#_ REGISTER_OUT v4 [00000000, 00000000, 00000000, 00000000]
|
|
#_ REGISTER_OUT v5 [00000001, 00000001, 00000001, 00000001]
|