40 lines
1.4 KiB
ArmAsm
40 lines
1.4 KiB
ArmAsm
test_vslo_1:
|
|
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
|
|
#_ REGISTER_IN v4 [04040404, 04040404, 04040404, 04040404]
|
|
vslo v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
|
|
#_ REGISTER_OUT v4 [04040404, 04040404, 04040404, 04040404]
|
|
|
|
test_vslo_2:
|
|
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
|
|
#_ REGISTER_IN v4 [08080808, 08080808, 08080808, 08080808]
|
|
vslo v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [11223344, 55667788, 99AABBCC, DDEEFF00]
|
|
#_ REGISTER_OUT v4 [08080808, 08080808, 08080808, 08080808]
|
|
|
|
test_vslo_3:
|
|
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
|
|
#_ REGISTER_IN v4 [12121212, 12121212, 12121212, 12121212]
|
|
vslo v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [22334455, 66778899, AABBCCDD, EEFF0000]
|
|
#_ REGISTER_OUT v4 [12121212, 12121212, 12121212, 12121212]
|
|
|
|
test_vslo_4:
|
|
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
|
|
#_ REGISTER_IN v4 [80808080, 80808080, 80808080, 80808080]
|
|
vslo v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
|
|
#_ REGISTER_OUT v4 [80808080, 80808080, 80808080, 80808080]
|
|
|
|
test_vslo_5:
|
|
#_ REGISTER_IN v3 [00112233, 44556677, 8899AABB, CCDDEEFF]
|
|
#_ REGISTER_IN v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
vslo v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FF000000, 00000000, 00000000, 00000000]
|
|
#_ REGISTER_OUT v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|