Files
Xenia-Canary/src/xenia/cpu
Herman S. a769d70761 [CPU] Detect FPSCR exceptions in UpdateFPSCR for Rc=1 FPU instructions
Implement SNaN detection and FPSCR exception tracking so that Rc=1 FPU
instructions (fadds., fmadds., etc.) correctly update CR1 with FPSCR
exception summary bits (FX, FEX, VX, OX). Previously these were
hardcoded to zero. Enable ~2k tests that were previously disabled.
2026-02-15 00:59:27 +09:00
..
2025-07-19 14:42:21 -07:00
2025-07-19 14:42:21 -07:00
2025-07-19 14:42:21 -07:00
2020-04-07 16:09:41 -05:00
2020-04-07 16:09:41 -05:00
2018-11-24 16:21:06 -06:00
2025-07-19 14:42:21 -07:00
2025-07-19 14:42:21 -07:00
2020-04-07 16:09:41 -05:00
2020-04-07 16:09:41 -05:00
2020-04-07 16:09:41 -05:00
2015-12-29 12:32:46 -08:00
2025-07-19 14:42:21 -07:00