40 lines
1.4 KiB
ArmAsm
40 lines
1.4 KiB
ArmAsm
test_vslb_1:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [00000000, 00000000, 00000000, 00000000]
|
|
vslb v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v4 [00000000, 00000000, 00000000, 00000000]
|
|
|
|
test_vslb_2:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [01010101, 01010101, 01010101, 01010101]
|
|
vslb v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
|
|
#_ REGISTER_OUT v4 [01010101, 01010101, 01010101, 01010101]
|
|
|
|
test_vslb_3:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [07070707, 07070707, 07070707, 07070707]
|
|
vslb v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [80808080, 80808080, 80808080, 80808080]
|
|
#_ REGISTER_OUT v4 [07070707, 07070707, 07070707, 07070707]
|
|
|
|
test_vslb_4:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [08080808, 08080808, 08080808, 08080808]
|
|
vslb v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v4 [08080808, 08080808, 08080808, 08080808]
|
|
|
|
test_vslb_5:
|
|
#_ REGISTER_IN v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_IN v4 [09090909, 09090909, 09090909, 09090909]
|
|
vslb v3, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
|
|
#_ REGISTER_OUT v4 [09090909, 09090909, 09090909, 09090909]
|