chore: add migration/ bundle for cross-machine setup
Bundles state that lives OUTSIDE the xenia-rs repo so a fresh clone on
another machine can be brought up to identical configuration via
migration/setup.sh:
- claude-memory/ ~/.claude/projects/-home-fabi-RE-Project-Sylpheed/memory/
(103 files, 1.1 MB - MEMORY.md + every
project_xenia_rs_*.md from audits
addis_signext through audit-058)
- project-root/dot-claude/ <project-root>/.claude/settings.json
(Stop hook + permissions)
- project-root/ppc-manual/ <project-root>/ppc-manual/
(PowerPC reference docs, 397 files, 3.7 MB)
- project-root/run-canary.sh <project-root>/run-canary.sh
- README.md Human-readable setup checklist
- setup.sh Idempotent installer (also reclones
xenia-canary at pinned HEAD 6de80dffe)
- MANIFEST.md Per-file mapping + per-file-not-bundled
restoration recipe
Excluded from bundle (not shippable via git):
- Sylpheed ISO (7.8 GB; copyright; manual copy required)
- sylpheed.db (395 MB; regenerable from XEX via analysis tooling)
- target/ build artifacts (rebuild on target)
- audit-runs probe firehoses (.log/.stdout/.stderr ~11 GB; rerun if needed)
- audit-runs memory dumps (.bin ~4.5 GB; rerun audit-026/027/029 if needed)
- xenia-canary checkout (setup.sh reclones from
git.mc02.dev/fabi/Xenia-Canary.git at HEAD 6de80dffe)
Co-Authored-By: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
This commit is contained in:
MechaCat02
192
migration/project-root/ppc-manual/vmx/vcmpgefp.md
Normal file
192
migration/project-root/ppc-manual/vmx/vcmpgefp.md
Normal file
@@ -0,0 +1,192 @@
|
||||
# `vcmpgefp` — Vector Compare Greater-Than-or-Equal-to Floating Point
|
||||
|
||||
> **Category:** [VMX (Altivec)](../categories/vmx.md) · **Form:** [VC](../forms/VC.md) · **Opcode:** `0x100001c6`
|
||||
|
||||
<!-- GENERATED: BEGIN -->
|
||||
|
||||
## Assembler Mnemonics
|
||||
|
||||
| Mnemonic | XML entry | Flags | Description |
|
||||
| --- | --- | --- | --- |
|
||||
| `vcmpgefp` | `vcmpgefp` | — | Vector Compare Greater-Than-or-Equal-to Floating Point |
|
||||
| `vcmpgefp.` | `vcmpgefp` | Rc=1 | Vector Compare Greater-Than-or-Equal-to Floating Point |
|
||||
| `vcmpgefp128` | `vcmpgefp128` | — | Vector128 Compare Greater-Than-or-Equal-to Floating Point |
|
||||
| `vcmpgefp128.` | `vcmpgefp128` | Rc=1 | Vector128 Compare Greater-Than-or-Equal-to Floating Point |
|
||||
|
||||
## Syntax
|
||||
|
||||
```asm
|
||||
vcmpgefp[Rc] [VD], [VA], [VB]
|
||||
vcmpgefp128[Rc] [VD], [VA], [VB]
|
||||
```
|
||||
|
||||
## Encoding
|
||||
|
||||
### `vcmpgefp` — form `VC`
|
||||
|
||||
- **Opcode word:** `0x100001c6`
|
||||
- **Primary opcode (bits 0–5):** `4`
|
||||
- **Extended opcode:** `454`
|
||||
- **Synchronising:** no
|
||||
|
||||
| Bits | Field | Meaning |
|
||||
| --- | --- | --- |
|
||||
| 0–5 | `OPCD` | primary opcode (4) |
|
||||
| 6–10 | `VRT` | destination vector register |
|
||||
| 11–15 | `VRA` | source A |
|
||||
| 16–20 | `VRB` | source B |
|
||||
| 21 | `Rc` | record-form flag (updates CR6) |
|
||||
| 22–31 | `XO` | extended opcode (10 bits) |
|
||||
|
||||
### `vcmpgefp128` — form `VX128_R`
|
||||
|
||||
- **Opcode word:** `0x18000080`
|
||||
- **Primary opcode (bits 0–5):** `6`
|
||||
- **Extended opcode:** `128`
|
||||
- **Synchronising:** no
|
||||
|
||||
| Bits | Field | Meaning |
|
||||
| --- | --- | --- |
|
||||
| 0–5 | `OPCD` | primary opcode (4) |
|
||||
| 6–10 | `VD128l` | destination low 5 bits |
|
||||
| 11–15 | `VA128l` | source A low 5 bits |
|
||||
| 16–20 | `VB128l` | source B low 5 bits |
|
||||
| 21 | `VA128H` | source A high bit |
|
||||
| 22–25 | `XO` | extended opcode (compare) |
|
||||
| 26 | `VA128h` | source A middle bit |
|
||||
| 27 | `Rc` | record-form flag (updates CR6) |
|
||||
| 28–29 | `VD128h` | destination high 2 bits |
|
||||
| 30–31 | `VB128h` | source B high 2 bits |
|
||||
|
||||
## Operands
|
||||
|
||||
| Field | Role | Description |
|
||||
| --- | --- | --- |
|
||||
| `VA` | vcmpgefp: read; vcmpgefp128: read | Source A vector register. |
|
||||
| `VB` | vcmpgefp: read; vcmpgefp128: read | Source B vector register. |
|
||||
| `VD` | vcmpgefp: write; vcmpgefp128: write | Destination vector register. |
|
||||
| `CR` | vcmpgefp: write (conditional); vcmpgefp128: write (conditional) | Condition-register update. When `Rc=1`, CR field 0 (or CR6 for vector compares, CR1 for FPU) is updated from the result. |
|
||||
|
||||
## Register Effects
|
||||
|
||||
### `vcmpgefp`
|
||||
|
||||
- **Reads (always):** `VA`, `VB`
|
||||
- **Reads (conditional):** _none_
|
||||
- **Writes (always):** `VD`
|
||||
- **Writes (conditional):** `CR`
|
||||
|
||||
### `vcmpgefp128`
|
||||
|
||||
- **Reads (always):** `VA`, `VB`
|
||||
- **Reads (conditional):** _none_
|
||||
- **Writes (always):** `VD`
|
||||
- **Writes (conditional):** `CR`
|
||||
|
||||
## Status-Register Effects
|
||||
|
||||
- `vcmpgefp`: **CR6** ← `[all-true, 0, all-false, 0]` when `Rc=1`.
|
||||
- `vcmpgefp128`: **CR6** ← `[all-true, 0, all-false, 0]` when `Rc=1`.
|
||||
|
||||
## Operation (pseudocode)
|
||||
|
||||
```
|
||||
; Pseudocode derives directly from the xenia-rs interpreter
|
||||
; arm (see Implementation References). Operation semantics:
|
||||
; - Read source operands from the fields listed under Operands.
|
||||
; - Apply the arithmetic / logical / memory action described
|
||||
; in the Description field above.
|
||||
; - Write results to the destination register(s); update any
|
||||
; status bits enumerated under Status-Register Effects.
|
||||
; Consult the IBM AIX reference link under IBM Reference for
|
||||
; canonical PPC-style pseudocode where xenia's expression is
|
||||
; terse.
|
||||
```
|
||||
|
||||
## C Translation Example
|
||||
|
||||
```c
|
||||
/* C translation: the xenia-rs interpreter arm below in */
|
||||
/* Implementation References is the authoritative semantic */
|
||||
/* snapshot. Translate it line-by-line: */
|
||||
/* - ctx.gpr[N] -> r[N] (or f[]/v[] for FPRs/VRs) */
|
||||
/* - mem.read_u*/write_u* -> mem_read_u*_be / mem_write_u*_be */
|
||||
/* - ctx.update_cr_signed(fld, v) -> update_cr_signed(fld, v) */
|
||||
/* - ctx.xer_ca / xer_ov / xer_so -> xer.CA / xer.OV / xer.SO */
|
||||
/* The Register Effects and Status-Register Effects tables above */
|
||||
/* enumerate every side effect a faithful translation must emit. */
|
||||
```
|
||||
|
||||
## Implementation References
|
||||
|
||||
**`vcmpgefp`**
|
||||
- xenia-canary XML: [`tools/ppc-instructions.xml` — search for `mnem="vcmpgefp"`](../../xenia-canary/tools/ppc-instructions.xml)
|
||||
- xenia-canary emit: [`src/xenia/cpu/ppc/ppc_emit_altivec.cc:631`](../../xenia-canary/src/xenia/cpu/ppc/ppc_emit_altivec.cc#L631)
|
||||
- xenia-rs opcode: [`crates/xenia-cpu/src/opcode.rs:96`](../../xenia-rs/crates/xenia-cpu/src/opcode.rs#L96)
|
||||
- xenia-rs decoder: [`crates/xenia-cpu/src/decoder.rs:561`](../../xenia-rs/crates/xenia-cpu/src/decoder.rs#L561)
|
||||
- xenia-rs interpreter: [`crates/xenia-cpu/src/interpreter.rs:2184-2194`](../../xenia-rs/crates/xenia-cpu/src/interpreter.rs#L2184-L2194)
|
||||
<details><summary>xenia-rs interpreter body (frozen snapshot)</summary>
|
||||
|
||||
```rust
|
||||
PpcOpcode::vcmpgefp | PpcOpcode::vcmpgefp128 => {
|
||||
let (va, vb, vd) = vmx_reg_triple(instr);
|
||||
let a = ctx.vr[va].as_f32x4();
|
||||
let b = ctx.vr[vb].as_f32x4();
|
||||
let mut r = [0u32; 4];
|
||||
for i in 0..4 { r[i] = if a[i] >= b[i] { 0xFFFF_FFFF } else { 0 }; }
|
||||
ctx.vr[vd] = xenia_types::Vec128::from_u32x4_array(r);
|
||||
let rc = if matches!(instr.opcode, PpcOpcode::vcmpgefp128) { instr.vx128r_rc_bit() } else { instr.vc_rc_bit() };
|
||||
if rc { update_cr6_from_vmask(&r, ctx); }
|
||||
ctx.pc += 4;
|
||||
}
|
||||
```
|
||||
</details>
|
||||
|
||||
**`vcmpgefp128`**
|
||||
- xenia-canary XML: [`tools/ppc-instructions.xml` — search for `mnem="vcmpgefp128"`](../../xenia-canary/tools/ppc-instructions.xml)
|
||||
- xenia-canary emit: [`src/xenia/cpu/ppc/ppc_emit_altivec.cc:635`](../../xenia-canary/src/xenia/cpu/ppc/ppc_emit_altivec.cc#L635)
|
||||
- xenia-rs opcode: [`crates/xenia-cpu/src/opcode.rs:96`](../../xenia-rs/crates/xenia-cpu/src/opcode.rs#L96)
|
||||
- xenia-rs decoder: [`crates/xenia-cpu/src/decoder.rs:682`](../../xenia-rs/crates/xenia-cpu/src/decoder.rs#L682)
|
||||
- xenia-rs interpreter: [`crates/xenia-cpu/src/interpreter.rs:2184-2194`](../../xenia-rs/crates/xenia-cpu/src/interpreter.rs#L2184-L2194)
|
||||
<details><summary>xenia-rs interpreter body (frozen snapshot)</summary>
|
||||
|
||||
```rust
|
||||
PpcOpcode::vcmpgefp | PpcOpcode::vcmpgefp128 => {
|
||||
let (va, vb, vd) = vmx_reg_triple(instr);
|
||||
let a = ctx.vr[va].as_f32x4();
|
||||
let b = ctx.vr[vb].as_f32x4();
|
||||
let mut r = [0u32; 4];
|
||||
for i in 0..4 { r[i] = if a[i] >= b[i] { 0xFFFF_FFFF } else { 0 }; }
|
||||
ctx.vr[vd] = xenia_types::Vec128::from_u32x4_array(r);
|
||||
let rc = if matches!(instr.opcode, PpcOpcode::vcmpgefp128) { instr.vx128r_rc_bit() } else { instr.vc_rc_bit() };
|
||||
if rc { update_cr6_from_vmask(&r, ctx); }
|
||||
ctx.pc += 4;
|
||||
}
|
||||
```
|
||||
</details>
|
||||
|
||||
<!-- GENERATED: END -->
|
||||
|
||||
## Special Cases & Edge Conditions
|
||||
|
||||
- **Per-lane mask: all-ones / all-zero.** Four word lanes; `VD[i] = (VA[i] >= VB[i]) ? 0xFFFFFFFF : 0`.
|
||||
- **NaN handling: false.** Any NaN input makes the comparison false (lane stays zero) — matches IEEE-754 quiet-compare semantics. There is no exception, no sticky flag.
|
||||
- **`+0 >= -0` is true.** Zero signs are ignored.
|
||||
- **`VSCR[NJ]` denormals.** With `NJ = 1` (Xenon default), denormal inputs are flushed to zero before the compare; this can flip a comparison's outcome relative to strict IEEE.
|
||||
- **CR6 update when `Rc=1`** (`vcmpgefp.`). CR6 = `[lt = all-true, gt = 0, eq = all-false, so = 0]`. `bc 12,24` branches on "all four lanes ≥".
|
||||
- **Compose with `vsel`.** The mask drives [`vsel`](vsel.md) for per-lane selection.
|
||||
- **No `VSCR[SAT]`, no XER changes, no traps.**
|
||||
- **VMX128 sibling (`vcmpgefp128`).** Identical semantics with the extended encoding.
|
||||
|
||||
## Related Instructions
|
||||
|
||||
- [`vcmpgtfp`](vcmpgtfp.md) — strict `>` for floats.
|
||||
- [`vcmpeqfp`](vcmpeqfp.md) — equality for floats.
|
||||
- [`vcmpbfp`](vcmpbfp.md) — bounds check `|VA| <= |VB|`.
|
||||
- [`vsel`](vsel.md), [`vand`](vand.md), [`vandc`](vandc.md), [`vor`](vor.md), [`vxor`](vxor.md) — mask consumers / combinators.
|
||||
- [`vmaxfp`](vmaxfp.md), [`vminfp`](vminfp.md) — direct max / min when the mask isn't needed elsewhere.
|
||||
|
||||
## IBM Reference
|
||||
|
||||
- [AIX 7.3 — `vcmpgefp` (Vector Compare Greater-Than-or-Equal-to Floating Point)](https://www.ibm.com/docs/en/aix/7.3.0?topic=set-vcmpgefp-vector-compare-greater-than-equal-floating-point-instruction)
|
||||
- [IBM AltiVec Technology Programmer's Interface Manual, Chapter 5 — Floating-Point Compares](https://www.nxp.com/docs/en/reference-manual/ALTIVECPIM.pdf)
|
||||
Reference in New Issue
Block a user