{ "version": "1.0", "generator": "ppc-manual/generator/generate_manual.py", "instruction_count": 455, "mnemonic_count": 598, "family_count": 350, "categories": { "alu": { "page": "categories/alu.md", "count": 70, "label": "Integer ALU", "summary": "Fixed-point add/sub/multiply/divide, logical, rotate, shift, compare, count-leading-zeros, sign-extension, trap-on-condition." }, "branch": { "page": "categories/branch.md", "count": 9, "label": "Branch & System", "summary": "Unconditional / conditional branches, branch to LR/CTR, traps, system call." }, "control": { "page": "categories/control.md", "count": 26, "label": "Control / CR / SPR", "summary": "Condition-register logical ops, CR field moves, mfspr/mtspr/mtcrf, time-base reads, synchronisation (sync, isync, eieio)." }, "fpu": { "page": "categories/fpu.md", "count": 33, "label": "Floating-Point", "summary": "IEEE-754 add/sub/mul/div/sqrt, fused multiply-add, conversions, compares, FPSCR moves." }, "memory": { "page": "categories/memory.md", "count": 112, "label": "Memory", "summary": "Loads/stores for byte, half, word, doubleword, float, multiple and string; cache management (dcbt, dcbf, dcbz); reservation pair lwarx/stwcx." }, "vmx": { "page": "categories/vmx.md", "count": 193, "label": "VMX (Altivec)", "summary": "128-bit SIMD over 32 registers V0–V31. Integer/float arithmetic, logical, compare, permute/merge, pack/unpack, saturation helpers." }, "vmx128": { "page": "categories/vmx128.md", "count": 12, "label": "VMX128", "summary": "Xbox-360-specific Altivec extension that widens the vector register file to 128 registers (V0–V127). Register IDs are encoded with bit-fusion across non-contiguous fields." } }, "forms": { "A": { "page": "forms/A.md", "count": 21 }, "B": { "page": "forms/B.md", "count": 1 }, "D": { "page": "forms/D.md", "count": 40 }, "DCBZ": { "page": "forms/DCBZ.md", "count": 2 }, "DS": { "page": "forms/DS.md", "count": 5 }, "I": { "page": "forms/I.md", "count": 1 }, "M": { "page": "forms/M.md", "count": 3 }, "MD": { "page": "forms/MD.md", "count": 4 }, "MDS": { "page": "forms/MDS.md", "count": 2 }, "SC": { "page": "forms/SC.md", "count": 1 }, "VA": { "page": "forms/VA.md", "count": 14 }, "VC": { "page": "forms/VC.md", "count": 13 }, "VX": { "page": "forms/VX.md", "count": 117 }, "VX128": { "page": "forms/VX128.md", "count": 34 }, "VX128_1": { "page": "forms/VX128_1.md", "count": 16 }, "VX128_2": { "page": "forms/VX128_2.md", "count": 1 }, "VX128_3": { "page": "forms/VX128_3.md", "count": 15 }, "VX128_4": { "page": "forms/VX128_4.md", "count": 2 }, "VX128_5": { "page": "forms/VX128_5.md", "count": 1 }, "VX128_P": { "page": "forms/VX128_P.md", "count": 1 }, "VX128_R": { "page": "forms/VX128_R.md", "count": 5 }, "X": { "page": "forms/X.md", "count": 117 }, "XFL": { "page": "forms/XFL.md", "count": 1 }, "XFX": { "page": "forms/XFX.md", "count": 4 }, "XL": { "page": "forms/XL.md", "count": 12 }, "XO": { "page": "forms/XO.md", "count": 21 }, "XS": { "page": "forms/XS.md", "count": 1 } }, "instructions": { "add": { "page": "alu/addx.md", "family": "addx", "xml_mnem": "addx", "opcode_hex": "0x7C000214", "primary_opcode": 31, "extended_opcode": 266, "form": "XO", "group": "integer", "category": "alu", "description": "Add", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "OE", "conditional": true }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "add.": { "page": "alu/addx.md", "family": "addx", "variant_of": "add", "xml_mnem": "addx", "flags": { "Rc": 1 }, "category": "alu" }, "addc": { "page": "alu/addcx.md", "family": "addcx", "xml_mnem": "addcx", "opcode_hex": "0x7C000014", "primary_opcode": 31, "extended_opcode": 10, "form": "XO", "group": "integer", "category": "alu", "description": "Add Carrying", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CA", "conditional": false }, { "field": "OE", "conditional": true }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "addc.": { "page": "alu/addcx.md", "family": "addcx", "variant_of": "addc", "xml_mnem": "addcx", "flags": { "Rc": 1 }, "category": "alu" }, "addco": { "page": "alu/addcx.md", "family": "addcx", "variant_of": "addc", "xml_mnem": "addcx", "flags": { "OE": 1 }, "category": "alu" }, "addco.": { "page": "alu/addcx.md", "family": "addcx", "variant_of": "addc", "xml_mnem": "addcx", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "adde": { "page": "alu/addex.md", "family": "addex", "xml_mnem": "addex", "opcode_hex": "0x7C000114", "primary_opcode": 31, "extended_opcode": 138, "form": "XO", "group": "integer", "category": "alu", "description": "Add Extended", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false }, { "field": "CA", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "OE", "conditional": true }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "adde.": { "page": "alu/addex.md", "family": "addex", "variant_of": "adde", "xml_mnem": "addex", "flags": { "Rc": 1 }, "category": "alu" }, "addeo": { "page": "alu/addex.md", "family": "addex", "variant_of": "adde", "xml_mnem": "addex", "flags": { "OE": 1 }, "category": "alu" }, "addeo.": { "page": "alu/addex.md", "family": "addex", "variant_of": "adde", "xml_mnem": "addex", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "addi": { "page": "alu/addi.md", "family": "addi", "xml_mnem": "addi", "opcode_hex": "0x38000000", "primary_opcode": 14, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "Add Immediate", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "addic": { "page": "alu/addic.md", "family": "addic", "xml_mnem": "addic", "opcode_hex": "0x30000000", "primary_opcode": 12, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "Add Immediate Carrying", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "addic.": { "page": "alu/addicx.md", "family": "addic.", "xml_mnem": "addic.", "opcode_hex": "0x34000000", "primary_opcode": 13, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "Add Immediate Carrying and Record", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CA", "conditional": false }, { "field": "CR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": true }, "is_primary": true, "flags": {} }, "addis": { "page": "alu/addis.md", "family": "addis", "xml_mnem": "addis", "opcode_hex": "0x3C000000", "primary_opcode": 15, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "Add Immediate Shifted", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "addme": { "page": "alu/addmex.md", "family": "addmex", "xml_mnem": "addmex", "opcode_hex": "0x7C0001D4", "primary_opcode": 31, "extended_opcode": 234, "form": "XO", "group": "integer", "category": "alu", "description": "Add to Minus One Extended", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "CA", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CA", "conditional": false }, { "field": "OE", "conditional": true }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "addme.": { "page": "alu/addmex.md", "family": "addmex", "variant_of": "addme", "xml_mnem": "addmex", "flags": { "Rc": 1 }, "category": "alu" }, "addmeo": { "page": "alu/addmex.md", "family": "addmex", "variant_of": "addme", "xml_mnem": "addmex", "flags": { "OE": 1 }, "category": "alu" }, "addmeo.": { "page": "alu/addmex.md", "family": "addmex", "variant_of": "addme", "xml_mnem": "addmex", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "addo": { "page": "alu/addx.md", "family": "addx", "variant_of": "add", "xml_mnem": "addx", "flags": { "OE": 1 }, "category": "alu" }, "addo.": { "page": "alu/addx.md", "family": "addx", "variant_of": "add", "xml_mnem": "addx", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "addze": { "page": "alu/addzex.md", "family": "addzex", "xml_mnem": "addzex", "opcode_hex": "0x7C000194", "primary_opcode": 31, "extended_opcode": 202, "form": "XO", "group": "integer", "category": "alu", "description": "Add to Zero Extended", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "CA", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CA", "conditional": false }, { "field": "OE", "conditional": true }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "addze.": { "page": "alu/addzex.md", "family": "addzex", "variant_of": "addze", "xml_mnem": "addzex", "flags": { "Rc": 1 }, "category": "alu" }, "addzeo": { "page": "alu/addzex.md", "family": "addzex", "variant_of": "addze", "xml_mnem": "addzex", "flags": { "OE": 1 }, "category": "alu" }, "addzeo.": { "page": "alu/addzex.md", "family": "addzex", "variant_of": "addze", "xml_mnem": "addzex", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "and": { "page": "alu/andx.md", "family": "andx", "xml_mnem": "andx", "opcode_hex": "0x7C000038", "primary_opcode": 31, "extended_opcode": 28, "form": "X", "group": "integer", "category": "alu", "description": "AND", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "and.": { "page": "alu/andx.md", "family": "andx", "variant_of": "and", "xml_mnem": "andx", "flags": { "Rc": 1 }, "category": "alu" }, "andc": { "page": "alu/andcx.md", "family": "andcx", "xml_mnem": "andcx", "opcode_hex": "0x7C000078", "primary_opcode": 31, "extended_opcode": 60, "form": "X", "group": "integer", "category": "alu", "description": "AND with Complement", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "andc.": { "page": "alu/andcx.md", "family": "andcx", "variant_of": "andc", "xml_mnem": "andcx", "flags": { "Rc": 1 }, "category": "alu" }, "andi.": { "page": "alu/andix.md", "family": "andi.", "xml_mnem": "andi.", "opcode_hex": "0x70000000", "primary_opcode": 28, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "AND Immediate", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": true }, "is_primary": true, "flags": {} }, "andis.": { "page": "alu/andisx.md", "family": "andis.", "xml_mnem": "andis.", "opcode_hex": "0x74000000", "primary_opcode": 29, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "AND Immediate Shifted", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": true }, "is_primary": true, "flags": {} }, "b": { "page": "branch/bx.md", "family": "bx", "xml_mnem": "bx", "opcode_hex": "0x48000000", "primary_opcode": 18, "extended_opcode": null, "form": "I", "group": "branch", "category": "branch", "description": "Branch", "sync": true, "reads": [ { "field": "LK", "conditional": false }, { "field": "AA", "conditional": false }, { "field": "ADDR", "conditional": false } ], "writes": [ { "field": "LR", "conditional": true } ], "runtime_flags": { "Rc": false, "OE": false, "LK": true, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "bc": { "page": "branch/bcx.md", "family": "bcx", "xml_mnem": "bcx", "opcode_hex": "0x40000000", "primary_opcode": 16, "extended_opcode": null, "form": "B", "group": "branch", "category": "branch", "description": "Branch Conditional", "sync": true, "reads": [ { "field": "LK", "conditional": false }, { "field": "AA", "conditional": false }, { "field": "BO", "conditional": false }, { "field": "BI", "conditional": false }, { "field": "ADDR", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "CTR", "conditional": true } ], "writes": [ { "field": "CTR", "conditional": true }, { "field": "LR", "conditional": true } ], "runtime_flags": { "Rc": false, "OE": false, "LK": true, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "bcctr": { "page": "branch/bcctrx.md", "family": "bcctrx", "xml_mnem": "bcctrx", "opcode_hex": "0x4C000420", "primary_opcode": 19, "extended_opcode": 528, "form": "XL", "group": "branch", "category": "branch", "description": "Branch Conditional to Count Register", "sync": true, "reads": [ { "field": "LK", "conditional": false }, { "field": "BO", "conditional": false }, { "field": "BI", "conditional": false }, { "field": "CR", "conditional": false }, { "field": "CTR", "conditional": false } ], "writes": [ { "field": "LR", "conditional": true } ], "runtime_flags": { "Rc": false, "OE": false, "LK": true, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "bcctrl": { "page": "branch/bcctrx.md", "family": "bcctrx", "variant_of": "bcctr", "xml_mnem": "bcctrx", "flags": { "LK": 1 }, "category": "branch" }, "bcl": { "page": "branch/bcx.md", "family": "bcx", "variant_of": "bc", "xml_mnem": "bcx", "flags": { "LK": 1 }, "category": "branch" }, "bclr": { "page": "branch/bclrx.md", "family": "bclrx", "xml_mnem": "bclrx", "opcode_hex": "0x4C000020", "primary_opcode": 19, "extended_opcode": 16, "form": "XL", "group": "branch", "category": "branch", "description": "Branch Conditional to Link Register", "sync": true, "reads": [ { "field": "LK", "conditional": false }, { "field": "BO", "conditional": false }, { "field": "BI", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "CTR", "conditional": true } ], "writes": [ { "field": "CTR", "conditional": true }, { "field": "LR", "conditional": true } ], "runtime_flags": { "Rc": false, "OE": false, "LK": true, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "bclrl": { "page": "branch/bclrx.md", "family": "bclrx", "variant_of": "bclr", "xml_mnem": "bclrx", "flags": { "LK": 1 }, "category": "branch" }, "bl": { "page": "branch/bx.md", "family": "bx", "variant_of": "b", "xml_mnem": "bx", "flags": { "LK": 1 }, "category": "branch" }, "cmp": { "page": "alu/cmp.md", "family": "cmp", "xml_mnem": "cmp", "opcode_hex": "0x7C000000", "primary_opcode": 31, "extended_opcode": 0, "form": "X", "group": "integer", "category": "alu", "description": "Compare", "sync": false, "reads": [ { "field": "L", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "CRFD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "cmpi": { "page": "alu/cmpi.md", "family": "cmpi", "xml_mnem": "cmpi", "opcode_hex": "0x2C000000", "primary_opcode": 11, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "Compare Immediate", "sync": false, "reads": [ { "field": "L", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CRFD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "cmpl": { "page": "alu/cmpl.md", "family": "cmpl", "xml_mnem": "cmpl", "opcode_hex": "0x7C000040", "primary_opcode": 31, "extended_opcode": 32, "form": "X", "group": "integer", "category": "alu", "description": "Compare Logical", "sync": false, "reads": [ { "field": "L", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "CRFD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "cmpli": { "page": "alu/cmpli.md", "family": "cmpli", "xml_mnem": "cmpli", "opcode_hex": "0x28000000", "primary_opcode": 10, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "Compare Logical Immediate", "sync": false, "reads": [ { "field": "L", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "CRFD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "cntlzd": { "page": "alu/cntlzdx.md", "family": "cntlzdx", "xml_mnem": "cntlzdx", "opcode_hex": "0x7C000074", "primary_opcode": 31, "extended_opcode": 58, "form": "X", "group": "integer", "category": "alu", "description": "Count Leading Zeros Doubleword", "sync": false, "reads": [ { "field": "RS", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "cntlzd.": { "page": "alu/cntlzdx.md", "family": "cntlzdx", "variant_of": "cntlzd", "xml_mnem": "cntlzdx", "flags": { "Rc": 1 }, "category": "alu" }, "cntlzw": { "page": "alu/cntlzwx.md", "family": "cntlzwx", "xml_mnem": "cntlzwx", "opcode_hex": "0x7C000034", "primary_opcode": 31, "extended_opcode": 26, "form": "X", "group": "integer", "category": "alu", "description": "Count Leading Zeros Word", "sync": false, "reads": [ { "field": "RS", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "cntlzw.": { "page": "alu/cntlzwx.md", "family": "cntlzwx", "variant_of": "cntlzw", "xml_mnem": "cntlzwx", "flags": { "Rc": 1 }, "category": "alu" }, "crand": { "page": "control/crand.md", "family": "crand", "xml_mnem": "crand", "opcode_hex": "0x4C000202", "primary_opcode": 19, "extended_opcode": 257, "form": "XL", "group": "control", "category": "control", "description": "Condition Register AND", "sync": false, "reads": [ { "field": "CRBA", "conditional": false }, { "field": "CRBB", "conditional": false } ], "writes": [ { "field": "CRBD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "crandc": { "page": "control/crandc.md", "family": "crandc", "xml_mnem": "crandc", "opcode_hex": "0x4C000102", "primary_opcode": 19, "extended_opcode": 129, "form": "XL", "group": "control", "category": "control", "description": "Condition Register AND with Complement", "sync": false, "reads": [ { "field": "CRBA", "conditional": false }, { "field": "CRBB", "conditional": false } ], "writes": [ { "field": "CRBD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "creqv": { "page": "control/creqv.md", "family": "creqv", "xml_mnem": "creqv", "opcode_hex": "0x4C000242", "primary_opcode": 19, "extended_opcode": 289, "form": "XL", "group": "control", "category": "control", "description": "Condition Register Equivalent", "sync": false, "reads": [ { "field": "CRBA", "conditional": false }, { "field": "CRBB", "conditional": false } ], "writes": [ { "field": "CRBD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "crnand": { "page": "control/crnand.md", "family": "crnand", "xml_mnem": "crnand", "opcode_hex": "0x4C0001C2", "primary_opcode": 19, "extended_opcode": 225, "form": "XL", "group": "control", "category": "control", "description": "Condition Register NAND", "sync": false, "reads": [ { "field": "CRBA", "conditional": false }, { "field": "CRBB", "conditional": false } ], "writes": [ { "field": "CRBD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "crnor": { "page": "control/crnor.md", "family": "crnor", "xml_mnem": "crnor", "opcode_hex": "0x4C000042", "primary_opcode": 19, "extended_opcode": 33, "form": "XL", "group": "control", "category": "control", "description": "Condition Register NOR", "sync": false, "reads": [ { "field": "CRBA", "conditional": false }, { "field": "CRBB", "conditional": false } ], "writes": [ { "field": "CRBD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "cror": { "page": "control/cror.md", "family": "cror", "xml_mnem": "cror", "opcode_hex": "0x4C000382", "primary_opcode": 19, "extended_opcode": 449, "form": "XL", "group": "control", "category": "control", "description": "Condition Register OR", "sync": false, "reads": [ { "field": "CRBA", "conditional": false }, { "field": "CRBB", "conditional": false } ], "writes": [ { "field": "CRBD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "crorc": { "page": "control/crorc.md", "family": "crorc", "xml_mnem": "crorc", "opcode_hex": "0x4C000342", "primary_opcode": 19, "extended_opcode": 417, "form": "XL", "group": "control", "category": "control", "description": "Condition Register OR with Complement", "sync": false, "reads": [ { "field": "CRBA", "conditional": false }, { "field": "CRBB", "conditional": false } ], "writes": [ { "field": "CRBD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "crxor": { "page": "control/crxor.md", "family": "crxor", "xml_mnem": "crxor", "opcode_hex": "0x4C000182", "primary_opcode": 19, "extended_opcode": 193, "form": "XL", "group": "control", "category": "control", "description": "Condition Register XOR", "sync": false, "reads": [ { "field": "CRBA", "conditional": false }, { "field": "CRBB", "conditional": false } ], "writes": [ { "field": "CRBD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "dcbf": { "page": "memory/dcbf.md", "family": "dcbf", "xml_mnem": "dcbf", "opcode_hex": "0x7C0000AC", "primary_opcode": 31, "extended_opcode": 86, "form": "X", "group": "memory", "category": "memory", "description": "Data Cache Block Flush", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "dcbi": { "page": "memory/dcbi.md", "family": "dcbi", "xml_mnem": "dcbi", "opcode_hex": "0x7C0003AC", "primary_opcode": 31, "extended_opcode": 470, "form": "X", "group": "memory", "category": "memory", "description": "Data Cache Block Invalidate", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "dcbst": { "page": "memory/dcbst.md", "family": "dcbst", "xml_mnem": "dcbst", "opcode_hex": "0x7C00006C", "primary_opcode": 31, "extended_opcode": 54, "form": "X", "group": "memory", "category": "memory", "description": "Data Cache Block Store", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "dcbt": { "page": "memory/dcbt.md", "family": "dcbt", "xml_mnem": "dcbt", "opcode_hex": "0x7C00022C", "primary_opcode": 31, "extended_opcode": 278, "form": "X", "group": "memory", "category": "memory", "description": "Data Cache Block Touch", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "dcbtst": { "page": "memory/dcbtst.md", "family": "dcbtst", "xml_mnem": "dcbtst", "opcode_hex": "0x7C0001EC", "primary_opcode": 31, "extended_opcode": 246, "form": "X", "group": "memory", "category": "memory", "description": "Data Cache Block Touch for Store", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "dcbz": { "page": "memory/dcbz.md", "family": "dcbz", "xml_mnem": "dcbz", "opcode_hex": "0x7C0007EC", "primary_opcode": 31, "extended_opcode": 1014, "form": "DCBZ", "group": "memory", "category": "memory", "description": "Data Cache Block Clear to Zero", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "dcbz128": { "page": "memory/dcbz.md", "family": "dcbz", "xml_mnem": "dcbz128", "opcode_hex": "0x7C2007EC", "primary_opcode": 31, "extended_opcode": 1014, "form": "DCBZ", "group": "memory", "category": "memory", "description": "Data Cache Block Clear to Zero 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "divd": { "page": "alu/divdx.md", "family": "divdx", "xml_mnem": "divdx", "opcode_hex": "0x7C0003D2", "primary_opcode": 31, "extended_opcode": 489, "form": "XO", "group": "integer", "category": "alu", "description": "Divide Doubleword", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "OE", "conditional": true }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "divd.": { "page": "alu/divdx.md", "family": "divdx", "variant_of": "divd", "xml_mnem": "divdx", "flags": { "Rc": 1 }, "category": "alu" }, "divdo": { "page": "alu/divdx.md", "family": "divdx", "variant_of": "divd", "xml_mnem": "divdx", "flags": { "OE": 1 }, "category": "alu" }, "divdo.": { "page": "alu/divdx.md", "family": "divdx", "variant_of": "divd", "xml_mnem": "divdx", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "divdu": { "page": "alu/divdux.md", "family": "divdux", "xml_mnem": "divdux", "opcode_hex": "0x7C000392", "primary_opcode": 31, "extended_opcode": 457, "form": "XO", "group": "integer", "category": "alu", "description": "Divide Doubleword Unsigned", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "OE", "conditional": true }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "divdu.": { "page": "alu/divdux.md", "family": "divdux", "variant_of": "divdu", "xml_mnem": "divdux", "flags": { "Rc": 1 }, "category": "alu" }, "divduo": { "page": "alu/divdux.md", "family": "divdux", "variant_of": "divdu", "xml_mnem": "divdux", "flags": { "OE": 1 }, "category": "alu" }, "divduo.": { "page": "alu/divdux.md", "family": "divdux", "variant_of": "divdu", "xml_mnem": "divdux", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "divw": { "page": "alu/divwx.md", "family": "divwx", "xml_mnem": "divwx", "opcode_hex": "0x7C0003D6", "primary_opcode": 31, "extended_opcode": 491, "form": "XO", "group": "integer", "category": "alu", "description": "Divide Word", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "OE", "conditional": true }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "divw.": { "page": "alu/divwx.md", "family": "divwx", "variant_of": "divw", "xml_mnem": "divwx", "flags": { "Rc": 1 }, "category": "alu" }, "divwo": { "page": "alu/divwx.md", "family": "divwx", "variant_of": "divw", "xml_mnem": "divwx", "flags": { "OE": 1 }, "category": "alu" }, "divwo.": { "page": "alu/divwx.md", "family": "divwx", "variant_of": "divw", "xml_mnem": "divwx", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "divwu": { "page": "alu/divwux.md", "family": "divwux", "xml_mnem": "divwux", "opcode_hex": "0x7C000396", "primary_opcode": 31, "extended_opcode": 459, "form": "XO", "group": "integer", "category": "alu", "description": "Divide Word Unsigned", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "OE", "conditional": true }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "divwu.": { "page": "alu/divwux.md", "family": "divwux", "variant_of": "divwu", "xml_mnem": "divwux", "flags": { "Rc": 1 }, "category": "alu" }, "divwuo": { "page": "alu/divwux.md", "family": "divwux", "variant_of": "divwu", "xml_mnem": "divwux", "flags": { "OE": 1 }, "category": "alu" }, "divwuo.": { "page": "alu/divwux.md", "family": "divwux", "variant_of": "divwu", "xml_mnem": "divwux", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "eieio": { "page": "alu/eieio.md", "family": "eieio", "xml_mnem": "eieio", "opcode_hex": "0x7C0006AC", "primary_opcode": 31, "extended_opcode": 854, "form": "X", "group": "integer", "category": "alu", "description": "Enforce In-Order Execution of I/O", "sync": false, "reads": [], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "eqv": { "page": "alu/eqvx.md", "family": "eqvx", "xml_mnem": "eqvx", "opcode_hex": "0x7C000238", "primary_opcode": 31, "extended_opcode": 284, "form": "X", "group": "integer", "category": "alu", "description": "Equivalent", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "eqv.": { "page": "alu/eqvx.md", "family": "eqvx", "variant_of": "eqv", "xml_mnem": "eqvx", "flags": { "Rc": 1 }, "category": "alu" }, "extsb": { "page": "alu/extsbx.md", "family": "extsbx", "xml_mnem": "extsbx", "opcode_hex": "0x7C000774", "primary_opcode": 31, "extended_opcode": 954, "form": "X", "group": "integer", "category": "alu", "description": "Extend Sign Byte", "sync": false, "reads": [ { "field": "RS", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "extsb.": { "page": "alu/extsbx.md", "family": "extsbx", "variant_of": "extsb", "xml_mnem": "extsbx", "flags": { "Rc": 1 }, "category": "alu" }, "extsh": { "page": "alu/extshx.md", "family": "extshx", "xml_mnem": "extshx", "opcode_hex": "0x7C000734", "primary_opcode": 31, "extended_opcode": 922, "form": "X", "group": "integer", "category": "alu", "description": "Extend Sign Half Word", "sync": false, "reads": [ { "field": "RS", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "extsh.": { "page": "alu/extshx.md", "family": "extshx", "variant_of": "extsh", "xml_mnem": "extshx", "flags": { "Rc": 1 }, "category": "alu" }, "extsw": { "page": "alu/extswx.md", "family": "extswx", "xml_mnem": "extswx", "opcode_hex": "0x7C0007B4", "primary_opcode": 31, "extended_opcode": 986, "form": "X", "group": "integer", "category": "alu", "description": "Extend Sign Word", "sync": false, "reads": [ { "field": "RS", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "extsw.": { "page": "alu/extswx.md", "family": "extswx", "variant_of": "extsw", "xml_mnem": "extswx", "flags": { "Rc": 1 }, "category": "alu" }, "fabs": { "page": "fpu/fabsx.md", "family": "fabsx", "xml_mnem": "fabsx", "opcode_hex": "0xFC000210", "primary_opcode": 63, "extended_opcode": 264, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Absolute Value", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fabs.": { "page": "fpu/fabsx.md", "family": "fabsx", "variant_of": "fabs", "xml_mnem": "fabsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fadd": { "page": "fpu/faddx.md", "family": "faddx", "xml_mnem": "faddx", "opcode_hex": "0xFC00002A", "primary_opcode": 63, "extended_opcode": 21, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Add", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fadd.": { "page": "fpu/faddx.md", "family": "faddx", "variant_of": "fadd", "xml_mnem": "faddx", "flags": { "Rc": 1 }, "category": "fpu" }, "fadds": { "page": "fpu/faddsx.md", "family": "faddsx", "xml_mnem": "faddsx", "opcode_hex": "0xEC00002A", "primary_opcode": 59, "extended_opcode": 21, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Add Single", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fadds.": { "page": "fpu/faddsx.md", "family": "faddsx", "variant_of": "fadds", "xml_mnem": "faddsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fcfid": { "page": "fpu/fcfidx.md", "family": "fcfidx", "xml_mnem": "fcfidx", "opcode_hex": "0xFC00069C", "primary_opcode": 63, "extended_opcode": 846, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Convert From Integer Doubleword", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fcfid.": { "page": "fpu/fcfidx.md", "family": "fcfidx", "variant_of": "fcfid", "xml_mnem": "fcfidx", "flags": { "Rc": 1 }, "category": "fpu" }, "fcmpo": { "page": "fpu/fcmpo.md", "family": "fcmpo", "xml_mnem": "fcmpo", "opcode_hex": "0xFC000040", "primary_opcode": 63, "extended_opcode": 32, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Compare Ordered", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "CRFD", "conditional": false }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fcmpu": { "page": "fpu/fcmpu.md", "family": "fcmpu", "xml_mnem": "fcmpu", "opcode_hex": "0xFC000000", "primary_opcode": 63, "extended_opcode": 0, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Compare Unordered", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "CRFD", "conditional": false }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fctid": { "page": "fpu/fctidx.md", "family": "fctidx", "xml_mnem": "fctidx", "opcode_hex": "0xFC00065C", "primary_opcode": 63, "extended_opcode": 814, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Convert to Integer Doubleword", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fctid.": { "page": "fpu/fctidx.md", "family": "fctidx", "variant_of": "fctid", "xml_mnem": "fctidx", "flags": { "Rc": 1 }, "category": "fpu" }, "fctidz": { "page": "fpu/fctidzx.md", "family": "fctidzx", "xml_mnem": "fctidzx", "opcode_hex": "0xFC00065E", "primary_opcode": 63, "extended_opcode": 815, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Convert to Integer Doubleword with Round Toward Zero", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fctidz.": { "page": "fpu/fctidzx.md", "family": "fctidzx", "variant_of": "fctidz", "xml_mnem": "fctidzx", "flags": { "Rc": 1 }, "category": "fpu" }, "fctiw": { "page": "fpu/fctiwx.md", "family": "fctiwx", "xml_mnem": "fctiwx", "opcode_hex": "0xFC00001C", "primary_opcode": 63, "extended_opcode": 14, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Convert to Integer Word", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fctiw.": { "page": "fpu/fctiwx.md", "family": "fctiwx", "variant_of": "fctiw", "xml_mnem": "fctiwx", "flags": { "Rc": 1 }, "category": "fpu" }, "fctiwz": { "page": "fpu/fctiwzx.md", "family": "fctiwzx", "xml_mnem": "fctiwzx", "opcode_hex": "0xFC00001E", "primary_opcode": 63, "extended_opcode": 15, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Convert to Integer Word with Round Toward Zero", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fctiwz.": { "page": "fpu/fctiwzx.md", "family": "fctiwzx", "variant_of": "fctiwz", "xml_mnem": "fctiwzx", "flags": { "Rc": 1 }, "category": "fpu" }, "fdiv": { "page": "fpu/fdivx.md", "family": "fdivx", "xml_mnem": "fdivx", "opcode_hex": "0xFC000024", "primary_opcode": 63, "extended_opcode": 18, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Divide", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fdiv.": { "page": "fpu/fdivx.md", "family": "fdivx", "variant_of": "fdiv", "xml_mnem": "fdivx", "flags": { "Rc": 1 }, "category": "fpu" }, "fdivs": { "page": "fpu/fdivsx.md", "family": "fdivsx", "xml_mnem": "fdivsx", "opcode_hex": "0xEC000024", "primary_opcode": 59, "extended_opcode": 18, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Divide Single", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fdivs.": { "page": "fpu/fdivsx.md", "family": "fdivsx", "variant_of": "fdivs", "xml_mnem": "fdivsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fmadd": { "page": "fpu/fmaddx.md", "family": "fmaddx", "xml_mnem": "fmaddx", "opcode_hex": "0xFC00003A", "primary_opcode": 63, "extended_opcode": 29, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Multiply-Add", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fmadd.": { "page": "fpu/fmaddx.md", "family": "fmaddx", "variant_of": "fmadd", "xml_mnem": "fmaddx", "flags": { "Rc": 1 }, "category": "fpu" }, "fmadds": { "page": "fpu/fmaddsx.md", "family": "fmaddsx", "xml_mnem": "fmaddsx", "opcode_hex": "0xEC00003A", "primary_opcode": 59, "extended_opcode": 29, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Multiply-Add Single", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fmadds.": { "page": "fpu/fmaddsx.md", "family": "fmaddsx", "variant_of": "fmadds", "xml_mnem": "fmaddsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fmr": { "page": "fpu/fmrx.md", "family": "fmrx", "xml_mnem": "fmrx", "opcode_hex": "0xFC000090", "primary_opcode": 63, "extended_opcode": 72, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Move Register", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fmr.": { "page": "fpu/fmrx.md", "family": "fmrx", "variant_of": "fmr", "xml_mnem": "fmrx", "flags": { "Rc": 1 }, "category": "fpu" }, "fmsub": { "page": "fpu/fmsubx.md", "family": "fmsubx", "xml_mnem": "fmsubx", "opcode_hex": "0xFC000038", "primary_opcode": 63, "extended_opcode": 28, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Multiply-Subtract", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fmsub.": { "page": "fpu/fmsubx.md", "family": "fmsubx", "variant_of": "fmsub", "xml_mnem": "fmsubx", "flags": { "Rc": 1 }, "category": "fpu" }, "fmsubs": { "page": "fpu/fmsubsx.md", "family": "fmsubsx", "xml_mnem": "fmsubsx", "opcode_hex": "0xEC000038", "primary_opcode": 59, "extended_opcode": 28, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Multiply-Subtract Single", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fmsubs.": { "page": "fpu/fmsubsx.md", "family": "fmsubsx", "variant_of": "fmsubs", "xml_mnem": "fmsubsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fmul": { "page": "fpu/fmulx.md", "family": "fmulx", "xml_mnem": "fmulx", "opcode_hex": "0xFC000032", "primary_opcode": 63, "extended_opcode": 25, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Multiply", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fmul.": { "page": "fpu/fmulx.md", "family": "fmulx", "variant_of": "fmul", "xml_mnem": "fmulx", "flags": { "Rc": 1 }, "category": "fpu" }, "fmuls": { "page": "fpu/fmulsx.md", "family": "fmulsx", "xml_mnem": "fmulsx", "opcode_hex": "0xEC000032", "primary_opcode": 59, "extended_opcode": 25, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Multiply Single", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fmuls.": { "page": "fpu/fmulsx.md", "family": "fmulsx", "variant_of": "fmuls", "xml_mnem": "fmulsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fnabs": { "page": "fpu/fnabsx.md", "family": "fnabsx", "xml_mnem": "fnabsx", "opcode_hex": "0xFC000110", "primary_opcode": 63, "extended_opcode": 136, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Negative Absolute Value", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fnabs.": { "page": "fpu/fnabsx.md", "family": "fnabsx", "variant_of": "fnabs", "xml_mnem": "fnabsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fneg": { "page": "fpu/fnegx.md", "family": "fnegx", "xml_mnem": "fnegx", "opcode_hex": "0xFC000050", "primary_opcode": 63, "extended_opcode": 40, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Negate", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fneg.": { "page": "fpu/fnegx.md", "family": "fnegx", "variant_of": "fneg", "xml_mnem": "fnegx", "flags": { "Rc": 1 }, "category": "fpu" }, "fnmadd": { "page": "fpu/fnmaddx.md", "family": "fnmaddx", "xml_mnem": "fnmaddx", "opcode_hex": "0xFC00003E", "primary_opcode": 63, "extended_opcode": 31, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Negative Multiply-Add", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fnmadd.": { "page": "fpu/fnmaddx.md", "family": "fnmaddx", "variant_of": "fnmadd", "xml_mnem": "fnmaddx", "flags": { "Rc": 1 }, "category": "fpu" }, "fnmadds": { "page": "fpu/fnmaddsx.md", "family": "fnmaddsx", "xml_mnem": "fnmaddsx", "opcode_hex": "0xEC00003E", "primary_opcode": 59, "extended_opcode": 31, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Negative Multiply-Add Single", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fnmadds.": { "page": "fpu/fnmaddsx.md", "family": "fnmaddsx", "variant_of": "fnmadds", "xml_mnem": "fnmaddsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fnmsub": { "page": "fpu/fnmsubx.md", "family": "fnmsubx", "xml_mnem": "fnmsubx", "opcode_hex": "0xFC00003C", "primary_opcode": 63, "extended_opcode": 30, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Negative Multiply-Subtract", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fnmsub.": { "page": "fpu/fnmsubx.md", "family": "fnmsubx", "variant_of": "fnmsub", "xml_mnem": "fnmsubx", "flags": { "Rc": 1 }, "category": "fpu" }, "fnmsubs": { "page": "fpu/fnmsubsx.md", "family": "fnmsubsx", "xml_mnem": "fnmsubsx", "opcode_hex": "0xEC00003C", "primary_opcode": 59, "extended_opcode": 30, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Negative Multiply-Subtract Single", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fnmsubs.": { "page": "fpu/fnmsubsx.md", "family": "fnmsubsx", "variant_of": "fnmsubs", "xml_mnem": "fnmsubsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fres": { "page": "fpu/fresx.md", "family": "fresx", "xml_mnem": "fresx", "opcode_hex": "0xEC000030", "primary_opcode": 59, "extended_opcode": 24, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Reciprocal Estimate Single", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fres.": { "page": "fpu/fresx.md", "family": "fresx", "variant_of": "fres", "xml_mnem": "fresx", "flags": { "Rc": 1 }, "category": "fpu" }, "frsp": { "page": "fpu/frspx.md", "family": "frspx", "xml_mnem": "frspx", "opcode_hex": "0xFC000018", "primary_opcode": 63, "extended_opcode": 12, "form": "X", "group": "fpu", "category": "fpu", "description": "Floating Round to Single", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "frsp.": { "page": "fpu/frspx.md", "family": "frspx", "variant_of": "frsp", "xml_mnem": "frspx", "flags": { "Rc": 1 }, "category": "fpu" }, "frsqrte": { "page": "fpu/frsqrtex.md", "family": "frsqrtex", "xml_mnem": "frsqrtex", "opcode_hex": "0xFC000034", "primary_opcode": 63, "extended_opcode": 26, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Reciprocal Square Root Estimate", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "frsqrte.": { "page": "fpu/frsqrtex.md", "family": "frsqrtex", "variant_of": "frsqrte", "xml_mnem": "frsqrtex", "flags": { "Rc": 1 }, "category": "fpu" }, "fsel": { "page": "fpu/fselx.md", "family": "fselx", "xml_mnem": "fselx", "opcode_hex": "0xFC00002E", "primary_opcode": 63, "extended_opcode": 23, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Select", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FC", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fsel.": { "page": "fpu/fselx.md", "family": "fselx", "variant_of": "fsel", "xml_mnem": "fselx", "flags": { "Rc": 1 }, "category": "fpu" }, "fsqrt": { "page": "fpu/fsqrtx.md", "family": "fsqrtx", "xml_mnem": "fsqrtx", "opcode_hex": "0xFC00002C", "primary_opcode": 63, "extended_opcode": 22, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Square Root", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fsqrt.": { "page": "fpu/fsqrtx.md", "family": "fsqrtx", "variant_of": "fsqrt", "xml_mnem": "fsqrtx", "flags": { "Rc": 1 }, "category": "fpu" }, "fsqrts": { "page": "fpu/fsqrtsx.md", "family": "fsqrtsx", "xml_mnem": "fsqrtsx", "opcode_hex": "0xEC00002C", "primary_opcode": 59, "extended_opcode": 22, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Square Root Single", "sync": false, "reads": [ { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fsqrts.": { "page": "fpu/fsqrtsx.md", "family": "fsqrtsx", "variant_of": "fsqrts", "xml_mnem": "fsqrtsx", "flags": { "Rc": 1 }, "category": "fpu" }, "fsub": { "page": "fpu/fsubx.md", "family": "fsubx", "xml_mnem": "fsubx", "opcode_hex": "0xFC000028", "primary_opcode": 63, "extended_opcode": 20, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Subtract", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fsub.": { "page": "fpu/fsubx.md", "family": "fsubx", "variant_of": "fsub", "xml_mnem": "fsubx", "flags": { "Rc": 1 }, "category": "fpu" }, "fsubs": { "page": "fpu/fsubsx.md", "family": "fsubsx", "xml_mnem": "fsubsx", "opcode_hex": "0xEC000028", "primary_opcode": 59, "extended_opcode": 20, "form": "A", "group": "fpu", "category": "fpu", "description": "Floating Subtract Single", "sync": false, "reads": [ { "field": "FA", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "fsubs.": { "page": "fpu/fsubsx.md", "family": "fsubsx", "variant_of": "fsubs", "xml_mnem": "fsubsx", "flags": { "Rc": 1 }, "category": "fpu" }, "icbi": { "page": "memory/icbi.md", "family": "icbi", "xml_mnem": "icbi", "opcode_hex": "0x7C0007AC", "primary_opcode": 31, "extended_opcode": 982, "form": "X", "group": "memory", "category": "memory", "description": "Instruction Cache Block Invalidate", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "isync": { "page": "alu/isync.md", "family": "isync", "xml_mnem": "isync", "opcode_hex": "0x4C00012C", "primary_opcode": 19, "extended_opcode": 150, "form": "XL", "group": "integer", "category": "alu", "description": "Instruction Synchronize", "sync": false, "reads": [], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lbz": { "page": "memory/lbz.md", "family": "lbz", "xml_mnem": "lbz", "opcode_hex": "0x88000000", "primary_opcode": 34, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Byte and Zero", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lbzu": { "page": "memory/lbz.md", "family": "lbz", "xml_mnem": "lbzu", "opcode_hex": "0x8C000000", "primary_opcode": 35, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Byte and Zero with Update", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lbzux": { "page": "memory/lbz.md", "family": "lbz", "xml_mnem": "lbzux", "opcode_hex": "0x7C0000EE", "primary_opcode": 31, "extended_opcode": 119, "form": "X", "group": "memory", "category": "memory", "description": "Load Byte and Zero with Update Indexed", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lbzx": { "page": "memory/lbz.md", "family": "lbz", "xml_mnem": "lbzx", "opcode_hex": "0x7C0000AE", "primary_opcode": 31, "extended_opcode": 87, "form": "X", "group": "memory", "category": "memory", "description": "Load Byte and Zero Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "ld": { "page": "memory/ld.md", "family": "ld", "xml_mnem": "ld", "opcode_hex": "0xE8000000", "primary_opcode": 58, "extended_opcode": null, "form": "DS", "group": "memory", "category": "memory", "description": "Load Doubleword", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "ds", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "ldarx": { "page": "memory/ldarx.md", "family": "ldarx", "xml_mnem": "ldarx", "opcode_hex": "0x7C0000A8", "primary_opcode": 31, "extended_opcode": 84, "form": "X", "group": "memory", "category": "memory", "description": "Load Doubleword and Reserve Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "ldbrx": { "page": "memory/ldbrx.md", "family": "ldbrx", "xml_mnem": "ldbrx", "opcode_hex": "0x7C000428", "primary_opcode": 31, "extended_opcode": 532, "form": "X", "group": "memory", "category": "memory", "description": "Load Doubleword Byte-Reverse Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "ldu": { "page": "memory/ld.md", "family": "ld", "xml_mnem": "ldu", "opcode_hex": "0xE8000001", "primary_opcode": 58, "extended_opcode": null, "form": "DS", "group": "memory", "category": "memory", "description": "Load Doubleword with Update", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "ds", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "ldux": { "page": "memory/ld.md", "family": "ld", "xml_mnem": "ldux", "opcode_hex": "0x7C00006A", "primary_opcode": 31, "extended_opcode": 53, "form": "X", "group": "memory", "category": "memory", "description": "Load Doubleword with Update Indexed", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "ldx": { "page": "memory/ld.md", "family": "ld", "xml_mnem": "ldx", "opcode_hex": "0x7C00002A", "primary_opcode": 31, "extended_opcode": 21, "form": "X", "group": "memory", "category": "memory", "description": "Load Doubleword Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lfd": { "page": "memory/lfd.md", "family": "lfd", "xml_mnem": "lfd", "opcode_hex": "0xC8000000", "primary_opcode": 50, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Floating-Point Double", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lfdu": { "page": "memory/lfd.md", "family": "lfd", "xml_mnem": "lfdu", "opcode_hex": "0xCC000000", "primary_opcode": 51, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Floating-Point Double with Update", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lfdux": { "page": "memory/lfd.md", "family": "lfd", "xml_mnem": "lfdux", "opcode_hex": "0x7C0004EE", "primary_opcode": 31, "extended_opcode": 631, "form": "X", "group": "memory", "category": "memory", "description": "Load Floating-Point Double with Update Indexed", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lfdx": { "page": "memory/lfd.md", "family": "lfd", "xml_mnem": "lfdx", "opcode_hex": "0x7C0004AE", "primary_opcode": 31, "extended_opcode": 599, "form": "X", "group": "memory", "category": "memory", "description": "Load Floating-Point Double Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lfs": { "page": "memory/lfs.md", "family": "lfs", "xml_mnem": "lfs", "opcode_hex": "0xC0000000", "primary_opcode": 48, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Floating-Point Single", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lfsu": { "page": "memory/lfs.md", "family": "lfs", "xml_mnem": "lfsu", "opcode_hex": "0xC4000000", "primary_opcode": 49, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Floating-Point Single with Update", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lfsux": { "page": "memory/lfs.md", "family": "lfs", "xml_mnem": "lfsux", "opcode_hex": "0x7C00046E", "primary_opcode": 31, "extended_opcode": 567, "form": "X", "group": "memory", "category": "memory", "description": "Load Floating-Point Single with Update Indexed", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lfsx": { "page": "memory/lfs.md", "family": "lfs", "xml_mnem": "lfsx", "opcode_hex": "0x7C00042E", "primary_opcode": 31, "extended_opcode": 535, "form": "X", "group": "memory", "category": "memory", "description": "Load Floating-Point Single Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lha": { "page": "memory/lha.md", "family": "lha", "xml_mnem": "lha", "opcode_hex": "0xA8000000", "primary_opcode": 42, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Half Word Algebraic", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lhau": { "page": "memory/lha.md", "family": "lha", "xml_mnem": "lhau", "opcode_hex": "0xAC000000", "primary_opcode": 43, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Half Word Algebraic with Update", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lhaux": { "page": "memory/lha.md", "family": "lha", "xml_mnem": "lhaux", "opcode_hex": "0x7C0002EE", "primary_opcode": 31, "extended_opcode": 375, "form": "X", "group": "memory", "category": "memory", "description": "Load Half Word Algebraic with Update Indexed", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lhax": { "page": "memory/lha.md", "family": "lha", "xml_mnem": "lhax", "opcode_hex": "0x7C0002AE", "primary_opcode": 31, "extended_opcode": 343, "form": "X", "group": "memory", "category": "memory", "description": "Load Half Word Algebraic Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lhbrx": { "page": "memory/lhbrx.md", "family": "lhbrx", "xml_mnem": "lhbrx", "opcode_hex": "0x7C00062C", "primary_opcode": 31, "extended_opcode": 790, "form": "X", "group": "memory", "category": "memory", "description": "Load Half Word Byte-Reverse Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lhz": { "page": "memory/lhz.md", "family": "lhz", "xml_mnem": "lhz", "opcode_hex": "0xA0000000", "primary_opcode": 40, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Half Word and Zero", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lhzu": { "page": "memory/lhz.md", "family": "lhz", "xml_mnem": "lhzu", "opcode_hex": "0xA4000000", "primary_opcode": 41, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Half Word and Zero with Update", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lhzux": { "page": "memory/lhz.md", "family": "lhz", "xml_mnem": "lhzux", "opcode_hex": "0x7C00026E", "primary_opcode": 31, "extended_opcode": 311, "form": "X", "group": "memory", "category": "memory", "description": "Load Half Word and Zero with Update Indexed", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lhzx": { "page": "memory/lhz.md", "family": "lhz", "xml_mnem": "lhzx", "opcode_hex": "0x7C00022E", "primary_opcode": 31, "extended_opcode": 279, "form": "X", "group": "memory", "category": "memory", "description": "Load Half Word and Zero Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lmw": { "page": "memory/lmw.md", "family": "lmw", "xml_mnem": "lmw", "opcode_hex": "0xB8000000", "primary_opcode": 46, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Multiple Word", "sync": false, "reads": [], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lswi": { "page": "memory/lswi.md", "family": "lswi", "xml_mnem": "lswi", "opcode_hex": "0x7C0004AA", "primary_opcode": 31, "extended_opcode": 597, "form": "X", "group": "memory", "category": "memory", "description": "Load String Word Immediate", "sync": false, "reads": [], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lswx": { "page": "memory/lswx.md", "family": "lswx", "xml_mnem": "lswx", "opcode_hex": "0x7C00042A", "primary_opcode": 31, "extended_opcode": 533, "form": "X", "group": "memory", "category": "memory", "description": "Load String Word Indexed", "sync": false, "reads": [], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvebx": { "page": "memory/lvebx.md", "family": "lvebx", "xml_mnem": "lvebx", "opcode_hex": "0x7C00000E", "primary_opcode": 31, "extended_opcode": 7, "form": "X", "group": "memory", "category": "memory", "description": "Load Vector Element Byte Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvehx": { "page": "memory/lvehx.md", "family": "lvehx", "xml_mnem": "lvehx", "opcode_hex": "0x7C00004E", "primary_opcode": 31, "extended_opcode": 39, "form": "X", "group": "memory", "category": "memory", "description": "Load Vector Element Half Word Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvewx": { "page": "memory/lvewx.md", "family": "lvewx", "xml_mnem": "lvewx", "opcode_hex": "0x7C00008E", "primary_opcode": 31, "extended_opcode": 71, "form": "X", "group": "memory", "category": "memory", "description": "Load Vector Element Word Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvewx128": { "page": "memory/lvewx.md", "family": "lvewx", "xml_mnem": "lvewx128", "opcode_hex": "0x10000083", "primary_opcode": 4, "extended_opcode": 131, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Load Vector Element Word Indexed 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvlx": { "page": "memory/lvlx.md", "family": "lvlx", "xml_mnem": "lvlx", "opcode_hex": "0x7C00040E", "primary_opcode": 31, "extended_opcode": 519, "form": "X", "group": "memory", "category": "memory", "description": "Load Vector Left Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvlx128": { "page": "memory/lvlx.md", "family": "lvlx", "xml_mnem": "lvlx128", "opcode_hex": "0x10000403", "primary_opcode": 4, "extended_opcode": 1027, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Load Vector Left Indexed 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvlxl": { "page": "memory/lvlxl.md", "family": "lvlxl", "xml_mnem": "lvlxl", "opcode_hex": "0x7C00060E", "primary_opcode": 31, "extended_opcode": 775, "form": "X", "group": "memory", "category": "memory", "description": "Load Vector Left Indexed LRU", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvlxl128": { "page": "memory/lvlxl.md", "family": "lvlxl", "xml_mnem": "lvlxl128", "opcode_hex": "0x10000603", "primary_opcode": 4, "extended_opcode": 1539, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Load Vector Left Indexed LRU 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvrx": { "page": "memory/lvrx.md", "family": "lvrx", "xml_mnem": "lvrx", "opcode_hex": "0x7C00044E", "primary_opcode": 31, "extended_opcode": 551, "form": "X", "group": "memory", "category": "memory", "description": "Load Vector Right Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvrx128": { "page": "memory/lvrx.md", "family": "lvrx", "xml_mnem": "lvrx128", "opcode_hex": "0x10000443", "primary_opcode": 4, "extended_opcode": 1091, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Load Vector Right Indexed 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvrxl": { "page": "memory/lvrxl.md", "family": "lvrxl", "xml_mnem": "lvrxl", "opcode_hex": "0x7C00064E", "primary_opcode": 31, "extended_opcode": 807, "form": "X", "group": "memory", "category": "memory", "description": "Load Vector Right Indexed LRU", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvrxl128": { "page": "memory/lvrxl.md", "family": "lvrxl", "xml_mnem": "lvrxl128", "opcode_hex": "0x10000643", "primary_opcode": 4, "extended_opcode": 1603, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Load Vector Right Indexed LRU 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvsl": { "page": "vmx/lvsl.md", "family": "lvsl", "xml_mnem": "lvsl", "opcode_hex": "0x7C00000C", "primary_opcode": 31, "extended_opcode": 6, "form": "X", "group": "vmx", "category": "vmx", "description": "Load Vector for Shift Left Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvsl128": { "page": "vmx/lvsl.md", "family": "lvsl", "xml_mnem": "lvsl128", "opcode_hex": "0x10000003", "primary_opcode": 4, "extended_opcode": 3, "form": "VX128_1", "group": "vmx", "category": "vmx", "description": "Load Vector for Shift Left Indexed 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvsr": { "page": "vmx/lvsr.md", "family": "lvsr", "xml_mnem": "lvsr", "opcode_hex": "0x7C00004C", "primary_opcode": 31, "extended_opcode": 38, "form": "X", "group": "vmx", "category": "vmx", "description": "Load Vector for Shift Right Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvsr128": { "page": "vmx/lvsr.md", "family": "lvsr", "xml_mnem": "lvsr128", "opcode_hex": "0x10000043", "primary_opcode": 4, "extended_opcode": 67, "form": "VX128_1", "group": "vmx", "category": "vmx", "description": "Load Vector for Shift Right Indexed 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvx": { "page": "memory/lvx.md", "family": "lvx", "xml_mnem": "lvx", "opcode_hex": "0x7C0000CE", "primary_opcode": 31, "extended_opcode": 103, "form": "X", "group": "memory", "category": "memory", "description": "Load Vector Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvx128": { "page": "memory/lvx.md", "family": "lvx", "xml_mnem": "lvx128", "opcode_hex": "0x100000C3", "primary_opcode": 4, "extended_opcode": 195, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Load Vector Indexed 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvxl": { "page": "memory/lvxl.md", "family": "lvxl", "xml_mnem": "lvxl", "opcode_hex": "0x7C0002CE", "primary_opcode": 31, "extended_opcode": 359, "form": "X", "group": "memory", "category": "memory", "description": "Load Vector Indexed LRU", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lvxl128": { "page": "memory/lvxl.md", "family": "lvxl", "xml_mnem": "lvxl128", "opcode_hex": "0x100002C3", "primary_opcode": 4, "extended_opcode": 707, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Load Vector Indexed LRU 128", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lwa": { "page": "memory/lwa.md", "family": "lwa", "xml_mnem": "lwa", "opcode_hex": "0xE8000002", "primary_opcode": 58, "extended_opcode": null, "form": "DS", "group": "memory", "category": "memory", "description": "Load Word Algebraic", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "ds", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lwarx": { "page": "memory/lwarx.md", "family": "lwarx", "xml_mnem": "lwarx", "opcode_hex": "0x7C000028", "primary_opcode": 31, "extended_opcode": 20, "form": "X", "group": "memory", "category": "memory", "description": "Load Word and Reserve Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lwaux": { "page": "memory/lwa.md", "family": "lwa", "xml_mnem": "lwaux", "opcode_hex": "0x7C0002EA", "primary_opcode": 31, "extended_opcode": 373, "form": "X", "group": "memory", "category": "memory", "description": "Load Word Algebraic with Update Indexed", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lwax": { "page": "memory/lwa.md", "family": "lwa", "xml_mnem": "lwax", "opcode_hex": "0x7C0002AA", "primary_opcode": 31, "extended_opcode": 341, "form": "X", "group": "memory", "category": "memory", "description": "Load Word Algebraic Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lwbrx": { "page": "memory/lwbrx.md", "family": "lwbrx", "xml_mnem": "lwbrx", "opcode_hex": "0x7C00042C", "primary_opcode": 31, "extended_opcode": 534, "form": "X", "group": "memory", "category": "memory", "description": "Load Word Byte-Reverse Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lwz": { "page": "memory/lwz.md", "family": "lwz", "xml_mnem": "lwz", "opcode_hex": "0x80000000", "primary_opcode": 32, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Word and Zero", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lwzu": { "page": "memory/lwz.md", "family": "lwz", "xml_mnem": "lwzu", "opcode_hex": "0x84000000", "primary_opcode": 33, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Load Word and Zero with Update", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lwzux": { "page": "memory/lwz.md", "family": "lwz", "xml_mnem": "lwzux", "opcode_hex": "0x7C00006E", "primary_opcode": 31, "extended_opcode": 55, "form": "X", "group": "memory", "category": "memory", "description": "Load Word and Zero with Update Indexed", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "lwzx": { "page": "memory/lwz.md", "family": "lwz", "xml_mnem": "lwzx", "opcode_hex": "0x7C00002E", "primary_opcode": 31, "extended_opcode": 23, "form": "X", "group": "memory", "category": "memory", "description": "Load Word and Zero Indexed", "sync": false, "reads": [ { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mcrf": { "page": "control/mcrf.md", "family": "mcrf", "xml_mnem": "mcrf", "opcode_hex": "0x4C000000", "primary_opcode": 19, "extended_opcode": 0, "form": "XL", "group": "control", "category": "control", "description": "Move Condition Register Field", "sync": false, "reads": [ { "field": "CRFS", "conditional": false } ], "writes": [ { "field": "CRFD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mcrfs": { "page": "control/mcrfs.md", "family": "mcrfs", "xml_mnem": "mcrfs", "opcode_hex": "0xFC000080", "primary_opcode": 63, "extended_opcode": 64, "form": "X", "group": "control", "category": "control", "description": "Move to Condition Register from FPSCR", "sync": false, "reads": [ { "field": "CRFS", "conditional": false }, { "field": "FPSCR", "conditional": false } ], "writes": [ { "field": "CRFD", "conditional": false }, { "field": "FPSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mcrxr": { "page": "control/mcrxr.md", "family": "mcrxr", "xml_mnem": "mcrxr", "opcode_hex": "0x7C000400", "primary_opcode": 31, "extended_opcode": 512, "form": "X", "group": "control", "category": "control", "description": "Move to Condition Register from XER", "sync": false, "reads": [ { "field": "CR", "conditional": false } ], "writes": [ { "field": "CRFD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mfcr": { "page": "control/mfcr.md", "family": "mfcr", "xml_mnem": "mfcr", "opcode_hex": "0x7C000026", "primary_opcode": 31, "extended_opcode": 19, "form": "X", "group": "control", "category": "control", "description": "Move from Condition Register", "sync": false, "reads": [ { "field": "CR", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mffs": { "page": "control/mffsx.md", "family": "mffsx", "xml_mnem": "mffsx", "opcode_hex": "0xFC00048E", "primary_opcode": 63, "extended_opcode": 583, "form": "X", "group": "control", "category": "control", "description": "Move from FPSCR", "sync": false, "reads": [ { "field": "FPSCR", "conditional": false } ], "writes": [ { "field": "FD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mffs.": { "page": "control/mffsx.md", "family": "mffsx", "variant_of": "mffs", "xml_mnem": "mffsx", "flags": { "Rc": 1 }, "category": "control" }, "mfmsr": { "page": "control/mfmsr.md", "family": "mfmsr", "xml_mnem": "mfmsr", "opcode_hex": "0x7C0000A6", "primary_opcode": 31, "extended_opcode": 83, "form": "X", "group": "control", "category": "control", "description": "Move from Machine State Register", "sync": true, "reads": [ { "field": "MSR", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mfspr": { "page": "control/mfspr.md", "family": "mfspr", "xml_mnem": "mfspr", "opcode_hex": "0x7C0002A6", "primary_opcode": 31, "extended_opcode": 339, "form": "XFX", "group": "control", "category": "control", "description": "Move from Special-Purpose Register", "sync": false, "reads": [ { "field": "SPR", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mftb": { "page": "control/mftb.md", "family": "mftb", "xml_mnem": "mftb", "opcode_hex": "0x7C0002E6", "primary_opcode": 31, "extended_opcode": 371, "form": "XFX", "group": "control", "category": "control", "description": "Move from Time Base", "sync": false, "reads": [ { "field": "TBR", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mfvscr": { "page": "control/mfvscr.md", "family": "mfvscr", "xml_mnem": "mfvscr", "opcode_hex": "0x10000604", "primary_opcode": 4, "extended_opcode": 1540, "form": "VX", "group": "control", "category": "control", "description": "Move from VSCR", "sync": false, "reads": [ { "field": "VSCR", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mtcrf": { "page": "control/mtcrf.md", "family": "mtcrf", "xml_mnem": "mtcrf", "opcode_hex": "0x7C000120", "primary_opcode": 31, "extended_opcode": 144, "form": "XFX", "group": "control", "category": "control", "description": "Move to Condition Register Fields", "sync": false, "reads": [ { "field": "RS", "conditional": false } ], "writes": [ { "field": "CRM", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mtfsb0": { "page": "control/mtfsb0x.md", "family": "mtfsb0x", "xml_mnem": "mtfsb0x", "opcode_hex": "0xFC00008C", "primary_opcode": 63, "extended_opcode": 70, "form": "X", "group": "control", "category": "control", "description": "Move to FPSCR Bit 0", "sync": false, "reads": [], "writes": [ { "field": "FPSCRD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mtfsb0.": { "page": "control/mtfsb0x.md", "family": "mtfsb0x", "variant_of": "mtfsb0", "xml_mnem": "mtfsb0x", "flags": { "Rc": 1 }, "category": "control" }, "mtfsb1": { "page": "control/mtfsb1x.md", "family": "mtfsb1x", "xml_mnem": "mtfsb1x", "opcode_hex": "0xFC00004C", "primary_opcode": 63, "extended_opcode": 38, "form": "X", "group": "control", "category": "control", "description": "Move to FPSCR Bit 1", "sync": false, "reads": [], "writes": [ { "field": "FPSCRD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mtfsb1.": { "page": "control/mtfsb1x.md", "family": "mtfsb1x", "variant_of": "mtfsb1", "xml_mnem": "mtfsb1x", "flags": { "Rc": 1 }, "category": "control" }, "mtfsf": { "page": "control/mtfsfx.md", "family": "mtfsfx", "xml_mnem": "mtfsfx", "opcode_hex": "0xFC00058E", "primary_opcode": 63, "extended_opcode": 711, "form": "XFL", "group": "control", "category": "control", "description": "Move to FPSCR Fields", "sync": false, "reads": [ { "field": "FM", "conditional": false }, { "field": "FB", "conditional": false } ], "writes": [ { "field": "FPSCR", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mtfsf.": { "page": "control/mtfsfx.md", "family": "mtfsfx", "variant_of": "mtfsf", "xml_mnem": "mtfsfx", "flags": { "Rc": 1 }, "category": "control" }, "mtfsfi": { "page": "control/mtfsfix.md", "family": "mtfsfix", "xml_mnem": "mtfsfix", "opcode_hex": "0xFC00010C", "primary_opcode": 63, "extended_opcode": 134, "form": "X", "group": "control", "category": "control", "description": "Move to FPSCR Field Immediate", "sync": false, "reads": [ { "field": "IMM", "conditional": false } ], "writes": [ { "field": "CRFD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mtfsfi.": { "page": "control/mtfsfix.md", "family": "mtfsfix", "variant_of": "mtfsfi", "xml_mnem": "mtfsfix", "flags": { "Rc": 1 }, "category": "control" }, "mtmsr": { "page": "control/mtmsr.md", "family": "mtmsr", "xml_mnem": "mtmsr", "opcode_hex": "0x7C000124", "primary_opcode": 31, "extended_opcode": 146, "form": "X", "group": "control", "category": "control", "description": "Move to Machine State Register", "sync": true, "reads": [ { "field": "RS", "conditional": false } ], "writes": [ { "field": "MSR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mtmsrd": { "page": "control/mtmsrd.md", "family": "mtmsrd", "xml_mnem": "mtmsrd", "opcode_hex": "0x7C000164", "primary_opcode": 31, "extended_opcode": 178, "form": "X", "group": "control", "category": "control", "description": "Move to Machine State Register Doubleword", "sync": true, "reads": [ { "field": "RS", "conditional": false } ], "writes": [ { "field": "MSR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mtspr": { "page": "control/mtspr.md", "family": "mtspr", "xml_mnem": "mtspr", "opcode_hex": "0x7C0003A6", "primary_opcode": 31, "extended_opcode": 467, "form": "XFX", "group": "control", "category": "control", "description": "Move to Special-Purpose Register", "sync": false, "reads": [ { "field": "RS", "conditional": false } ], "writes": [ { "field": "SPR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mtvscr": { "page": "control/mtvscr.md", "family": "mtvscr", "xml_mnem": "mtvscr", "opcode_hex": "0x10000644", "primary_opcode": 4, "extended_opcode": 1604, "form": "VX", "group": "control", "category": "control", "description": "Move to VSCR", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mulhd": { "page": "alu/mulhdx.md", "family": "mulhdx", "xml_mnem": "mulhdx", "opcode_hex": "0x7C000092", "primary_opcode": 31, "extended_opcode": 73, "form": "XO", "group": "integer", "category": "alu", "description": "Multiply High Doubleword", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mulhd.": { "page": "alu/mulhdx.md", "family": "mulhdx", "variant_of": "mulhd", "xml_mnem": "mulhdx", "flags": { "Rc": 1 }, "category": "alu" }, "mulhdu": { "page": "alu/mulhdux.md", "family": "mulhdux", "xml_mnem": "mulhdux", "opcode_hex": "0x7C000012", "primary_opcode": 31, "extended_opcode": 9, "form": "XO", "group": "integer", "category": "alu", "description": "Multiply High Doubleword Unsigned", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mulhdu.": { "page": "alu/mulhdux.md", "family": "mulhdux", "variant_of": "mulhdu", "xml_mnem": "mulhdux", "flags": { "Rc": 1 }, "category": "alu" }, "mulhw": { "page": "alu/mulhwx.md", "family": "mulhwx", "xml_mnem": "mulhwx", "opcode_hex": "0x7C000096", "primary_opcode": 31, "extended_opcode": 75, "form": "XO", "group": "integer", "category": "alu", "description": "Multiply High Word", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mulhw.": { "page": "alu/mulhwx.md", "family": "mulhwx", "variant_of": "mulhw", "xml_mnem": "mulhwx", "flags": { "Rc": 1 }, "category": "alu" }, "mulhwu": { "page": "alu/mulhwux.md", "family": "mulhwux", "xml_mnem": "mulhwux", "opcode_hex": "0x7C000016", "primary_opcode": 31, "extended_opcode": 11, "form": "XO", "group": "integer", "category": "alu", "description": "Multiply High Word Unsigned", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mulhwu.": { "page": "alu/mulhwux.md", "family": "mulhwux", "variant_of": "mulhwu", "xml_mnem": "mulhwux", "flags": { "Rc": 1 }, "category": "alu" }, "mulld": { "page": "alu/mulldx.md", "family": "mulldx", "xml_mnem": "mulldx", "opcode_hex": "0x7C0001D2", "primary_opcode": 31, "extended_opcode": 233, "form": "XO", "group": "integer", "category": "alu", "description": "Multiply Low Doubleword", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "OE", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mulld.": { "page": "alu/mulldx.md", "family": "mulldx", "variant_of": "mulld", "xml_mnem": "mulldx", "flags": { "Rc": 1 }, "category": "alu" }, "mulldo": { "page": "alu/mulldx.md", "family": "mulldx", "variant_of": "mulld", "xml_mnem": "mulldx", "flags": { "OE": 1 }, "category": "alu" }, "mulldo.": { "page": "alu/mulldx.md", "family": "mulldx", "variant_of": "mulld", "xml_mnem": "mulldx", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "mulli": { "page": "alu/mulli.md", "family": "mulli", "xml_mnem": "mulli", "opcode_hex": "0x1C000000", "primary_opcode": 7, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "Multiply Low Immediate", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mullw": { "page": "alu/mullwx.md", "family": "mullwx", "xml_mnem": "mullwx", "opcode_hex": "0x7C0001D6", "primary_opcode": 31, "extended_opcode": 235, "form": "XO", "group": "integer", "category": "alu", "description": "Multiply Low Word", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "OE", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "mullw.": { "page": "alu/mullwx.md", "family": "mullwx", "variant_of": "mullw", "xml_mnem": "mullwx", "flags": { "Rc": 1 }, "category": "alu" }, "mullwo": { "page": "alu/mullwx.md", "family": "mullwx", "variant_of": "mullw", "xml_mnem": "mullwx", "flags": { "OE": 1 }, "category": "alu" }, "mullwo.": { "page": "alu/mullwx.md", "family": "mullwx", "variant_of": "mullw", "xml_mnem": "mullwx", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "nand": { "page": "alu/nandx.md", "family": "nandx", "xml_mnem": "nandx", "opcode_hex": "0x7C0003B8", "primary_opcode": 31, "extended_opcode": 476, "form": "X", "group": "integer", "category": "alu", "description": "NAND", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "nand.": { "page": "alu/nandx.md", "family": "nandx", "variant_of": "nand", "xml_mnem": "nandx", "flags": { "Rc": 1 }, "category": "alu" }, "neg": { "page": "alu/negx.md", "family": "negx", "xml_mnem": "negx", "opcode_hex": "0x7C0000D0", "primary_opcode": 31, "extended_opcode": 104, "form": "XO", "group": "integer", "category": "alu", "description": "Negate", "sync": false, "reads": [ { "field": "RA", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "OE", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "neg.": { "page": "alu/negx.md", "family": "negx", "variant_of": "neg", "xml_mnem": "negx", "flags": { "Rc": 1 }, "category": "alu" }, "nego": { "page": "alu/negx.md", "family": "negx", "variant_of": "neg", "xml_mnem": "negx", "flags": { "OE": 1 }, "category": "alu" }, "nego.": { "page": "alu/negx.md", "family": "negx", "variant_of": "neg", "xml_mnem": "negx", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "nor": { "page": "alu/norx.md", "family": "norx", "xml_mnem": "norx", "opcode_hex": "0x7C0000F8", "primary_opcode": 31, "extended_opcode": 124, "form": "X", "group": "integer", "category": "alu", "description": "NOR", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "nor.": { "page": "alu/norx.md", "family": "norx", "variant_of": "nor", "xml_mnem": "norx", "flags": { "Rc": 1 }, "category": "alu" }, "or": { "page": "alu/orx.md", "family": "orx", "xml_mnem": "orx", "opcode_hex": "0x7C000378", "primary_opcode": 31, "extended_opcode": 444, "form": "X", "group": "integer", "category": "alu", "description": "OR", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "or.": { "page": "alu/orx.md", "family": "orx", "variant_of": "or", "xml_mnem": "orx", "flags": { "Rc": 1 }, "category": "alu" }, "orc": { "page": "alu/orcx.md", "family": "orcx", "xml_mnem": "orcx", "opcode_hex": "0x7C000338", "primary_opcode": 31, "extended_opcode": 412, "form": "X", "group": "integer", "category": "alu", "description": "OR with Complement", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "orc.": { "page": "alu/orcx.md", "family": "orcx", "variant_of": "orc", "xml_mnem": "orcx", "flags": { "Rc": 1 }, "category": "alu" }, "ori": { "page": "alu/ori.md", "family": "ori", "xml_mnem": "ori", "opcode_hex": "0x60000000", "primary_opcode": 24, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "OR Immediate", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "oris": { "page": "alu/oris.md", "family": "oris", "xml_mnem": "oris", "opcode_hex": "0x64000000", "primary_opcode": 25, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "OR Immediate Shifted", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rldcl": { "page": "alu/rldclx.md", "family": "rldclx", "xml_mnem": "rldclx", "opcode_hex": "0x78000010", "primary_opcode": 30, "extended_opcode": null, "form": "MDS", "group": "integer", "category": "alu", "description": "Rotate Left Doubleword then Clear Left", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false }, { "field": "MB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rldcl.": { "page": "alu/rldclx.md", "family": "rldclx", "variant_of": "rldcl", "xml_mnem": "rldclx", "flags": { "Rc": 1 }, "category": "alu" }, "rldcr": { "page": "alu/rldcrx.md", "family": "rldcrx", "xml_mnem": "rldcrx", "opcode_hex": "0x78000012", "primary_opcode": 30, "extended_opcode": null, "form": "MDS", "group": "integer", "category": "alu", "description": "Rotate Left Doubleword then Clear Right", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false }, { "field": "ME", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rldcr.": { "page": "alu/rldcrx.md", "family": "rldcrx", "variant_of": "rldcr", "xml_mnem": "rldcrx", "flags": { "Rc": 1 }, "category": "alu" }, "rldic": { "page": "alu/rldicx.md", "family": "rldicx", "xml_mnem": "rldicx", "opcode_hex": "0x78000008", "primary_opcode": 30, "extended_opcode": null, "form": "MD", "group": "integer", "category": "alu", "description": "Rotate Left Doubleword Immediate then Clear", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "SH", "conditional": false }, { "field": "MB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rldic.": { "page": "alu/rldicx.md", "family": "rldicx", "variant_of": "rldic", "xml_mnem": "rldicx", "flags": { "Rc": 1 }, "category": "alu" }, "rldicl": { "page": "alu/rldiclx.md", "family": "rldiclx", "xml_mnem": "rldiclx", "opcode_hex": "0x78000000", "primary_opcode": 30, "extended_opcode": null, "form": "MD", "group": "integer", "category": "alu", "description": "Rotate Left Doubleword Immediate then Clear Left", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "SH", "conditional": false }, { "field": "MB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rldicl.": { "page": "alu/rldiclx.md", "family": "rldiclx", "variant_of": "rldicl", "xml_mnem": "rldiclx", "flags": { "Rc": 1 }, "category": "alu" }, "rldicr": { "page": "alu/rldicrx.md", "family": "rldicrx", "xml_mnem": "rldicrx", "opcode_hex": "0x78000004", "primary_opcode": 30, "extended_opcode": null, "form": "MD", "group": "integer", "category": "alu", "description": "Rotate Left Doubleword Immediate then Clear Right", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "SH", "conditional": false }, { "field": "ME", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rldicr.": { "page": "alu/rldicrx.md", "family": "rldicrx", "variant_of": "rldicr", "xml_mnem": "rldicrx", "flags": { "Rc": 1 }, "category": "alu" }, "rldimi": { "page": "alu/rldimix.md", "family": "rldimix", "xml_mnem": "rldimix", "opcode_hex": "0x7800000C", "primary_opcode": 30, "extended_opcode": null, "form": "MD", "group": "integer", "category": "alu", "description": "Rotate Left Doubleword Immediate then Mask Insert", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "SH", "conditional": false }, { "field": "MB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rldimi.": { "page": "alu/rldimix.md", "family": "rldimix", "variant_of": "rldimi", "xml_mnem": "rldimix", "flags": { "Rc": 1 }, "category": "alu" }, "rlwimi": { "page": "alu/rlwimix.md", "family": "rlwimix", "xml_mnem": "rlwimix", "opcode_hex": "0x50000000", "primary_opcode": 20, "extended_opcode": null, "form": "M", "group": "integer", "category": "alu", "description": "Rotate Left Word Immediate then Mask Insert", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "SH", "conditional": false }, { "field": "MB", "conditional": false }, { "field": "ME", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rlwimi.": { "page": "alu/rlwimix.md", "family": "rlwimix", "variant_of": "rlwimi", "xml_mnem": "rlwimix", "flags": { "Rc": 1 }, "category": "alu" }, "rlwinm": { "page": "alu/rlwinmx.md", "family": "rlwinmx", "xml_mnem": "rlwinmx", "opcode_hex": "0x54000000", "primary_opcode": 21, "extended_opcode": null, "form": "M", "group": "integer", "category": "alu", "description": "Rotate Left Word Immediate then AND with Mask", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "SH", "conditional": false }, { "field": "MB", "conditional": false }, { "field": "ME", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rlwinm.": { "page": "alu/rlwinmx.md", "family": "rlwinmx", "variant_of": "rlwinm", "xml_mnem": "rlwinmx", "flags": { "Rc": 1 }, "category": "alu" }, "rlwnm": { "page": "alu/rlwnmx.md", "family": "rlwnmx", "xml_mnem": "rlwnmx", "opcode_hex": "0x5C000000", "primary_opcode": 23, "extended_opcode": null, "form": "M", "group": "integer", "category": "alu", "description": "Rotate Left Word then AND with Mask", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false }, { "field": "MB", "conditional": false }, { "field": "ME", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "rlwnm.": { "page": "alu/rlwnmx.md", "family": "rlwnmx", "variant_of": "rlwnm", "xml_mnem": "rlwnmx", "flags": { "Rc": 1 }, "category": "alu" }, "sc": { "page": "branch/sc.md", "family": "sc", "xml_mnem": "sc", "opcode_hex": "0x44000002", "primary_opcode": 17, "extended_opcode": null, "form": "SC", "group": "branch", "category": "branch", "description": "System Call", "sync": true, "reads": [ { "field": "LEV", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "sld": { "page": "alu/sldx.md", "family": "sldx", "xml_mnem": "sldx", "opcode_hex": "0x7C000036", "primary_opcode": 31, "extended_opcode": 27, "form": "X", "group": "integer", "category": "alu", "description": "Shift Left Doubleword", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "sld.": { "page": "alu/sldx.md", "family": "sldx", "variant_of": "sld", "xml_mnem": "sldx", "flags": { "Rc": 1 }, "category": "alu" }, "slw": { "page": "alu/slwx.md", "family": "slwx", "xml_mnem": "slwx", "opcode_hex": "0x7C000030", "primary_opcode": 31, "extended_opcode": 24, "form": "X", "group": "integer", "category": "alu", "description": "Shift Left Word", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "slw.": { "page": "alu/slwx.md", "family": "slwx", "variant_of": "slw", "xml_mnem": "slwx", "flags": { "Rc": 1 }, "category": "alu" }, "srad": { "page": "alu/sradx.md", "family": "sradx", "xml_mnem": "sradx", "opcode_hex": "0x7C000634", "primary_opcode": 31, "extended_opcode": 794, "form": "X", "group": "integer", "category": "alu", "description": "Shift Right Algebraic Doubleword", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "CA", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "srad.": { "page": "alu/sradx.md", "family": "sradx", "variant_of": "srad", "xml_mnem": "sradx", "flags": { "Rc": 1 }, "category": "alu" }, "sradi": { "page": "alu/sradix.md", "family": "sradix", "xml_mnem": "sradix", "opcode_hex": "0x7C000674", "primary_opcode": 31, "extended_opcode": 826, "form": "XS", "group": "integer", "category": "alu", "description": "Shift Right Algebraic Doubleword Immediate", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "SH", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "CA", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "sradi.": { "page": "alu/sradix.md", "family": "sradix", "variant_of": "sradi", "xml_mnem": "sradix", "flags": { "Rc": 1 }, "category": "alu" }, "sraw": { "page": "alu/srawx.md", "family": "srawx", "xml_mnem": "srawx", "opcode_hex": "0x7C000630", "primary_opcode": 31, "extended_opcode": 792, "form": "X", "group": "integer", "category": "alu", "description": "Shift Right Algebraic Word", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "CA", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "sraw.": { "page": "alu/srawx.md", "family": "srawx", "variant_of": "sraw", "xml_mnem": "srawx", "flags": { "Rc": 1 }, "category": "alu" }, "srawi": { "page": "alu/srawix.md", "family": "srawix", "xml_mnem": "srawix", "opcode_hex": "0x7C000670", "primary_opcode": 31, "extended_opcode": 824, "form": "X", "group": "integer", "category": "alu", "description": "Shift Right Algebraic Word Immediate", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "SH", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "CA", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "srawi.": { "page": "alu/srawix.md", "family": "srawix", "variant_of": "srawi", "xml_mnem": "srawix", "flags": { "Rc": 1 }, "category": "alu" }, "srd": { "page": "alu/srdx.md", "family": "srdx", "xml_mnem": "srdx", "opcode_hex": "0x7C000436", "primary_opcode": 31, "extended_opcode": 539, "form": "X", "group": "integer", "category": "alu", "description": "Shift Right Doubleword", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "srd.": { "page": "alu/srdx.md", "family": "srdx", "variant_of": "srd", "xml_mnem": "srdx", "flags": { "Rc": 1 }, "category": "alu" }, "srw": { "page": "alu/srwx.md", "family": "srwx", "xml_mnem": "srwx", "opcode_hex": "0x7C000430", "primary_opcode": 31, "extended_opcode": 536, "form": "X", "group": "integer", "category": "alu", "description": "Shift Right Word", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "srw.": { "page": "alu/srwx.md", "family": "srwx", "variant_of": "srw", "xml_mnem": "srwx", "flags": { "Rc": 1 }, "category": "alu" }, "stb": { "page": "memory/stb.md", "family": "stb", "xml_mnem": "stb", "opcode_hex": "0x98000000", "primary_opcode": 38, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Byte", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stbu": { "page": "memory/stb.md", "family": "stb", "xml_mnem": "stbu", "opcode_hex": "0x9C000000", "primary_opcode": 39, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Byte with Update", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stbux": { "page": "memory/stb.md", "family": "stb", "xml_mnem": "stbux", "opcode_hex": "0x7C0001EE", "primary_opcode": 31, "extended_opcode": 247, "form": "X", "group": "memory", "category": "memory", "description": "Store Byte with Update Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stbx": { "page": "memory/stb.md", "family": "stb", "xml_mnem": "stbx", "opcode_hex": "0x7C0001AE", "primary_opcode": 31, "extended_opcode": 215, "form": "X", "group": "memory", "category": "memory", "description": "Store Byte Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "std": { "page": "memory/std.md", "family": "std", "xml_mnem": "std", "opcode_hex": "0xF8000000", "primary_opcode": 62, "extended_opcode": null, "form": "DS", "group": "memory", "category": "memory", "description": "Store Doubleword", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "ds", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stdbrx": { "page": "memory/stdbrx.md", "family": "stdbrx", "xml_mnem": "stdbrx", "opcode_hex": "0x7C000528", "primary_opcode": 31, "extended_opcode": 660, "form": "X", "group": "memory", "category": "memory", "description": "Store Doubleword Byte-Reverse Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stdcx": { "page": "memory/stdcx.md", "family": "stdcx", "xml_mnem": "stdcx", "opcode_hex": "0x7C0001AD", "primary_opcode": 31, "extended_opcode": 214, "form": "X", "group": "memory", "category": "memory", "description": "Store Doubleword Conditional Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "CR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": true }, "is_primary": true, "flags": {} }, "stdu": { "page": "memory/std.md", "family": "std", "xml_mnem": "stdu", "opcode_hex": "0xF8000001", "primary_opcode": 62, "extended_opcode": null, "form": "DS", "group": "memory", "category": "memory", "description": "Store Doubleword with Update", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "ds", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stdux": { "page": "memory/std.md", "family": "std", "xml_mnem": "stdux", "opcode_hex": "0x7C00016A", "primary_opcode": 31, "extended_opcode": 181, "form": "X", "group": "memory", "category": "memory", "description": "Store Doubleword with Update Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stdx": { "page": "memory/std.md", "family": "std", "xml_mnem": "stdx", "opcode_hex": "0x7C00012A", "primary_opcode": 31, "extended_opcode": 149, "form": "X", "group": "memory", "category": "memory", "description": "Store Doubleword Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stfd": { "page": "memory/stfd.md", "family": "stfd", "xml_mnem": "stfd", "opcode_hex": "0xD8000000", "primary_opcode": 54, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Floating-Point Double", "sync": false, "reads": [ { "field": "FS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stfdu": { "page": "memory/stfd.md", "family": "stfd", "xml_mnem": "stfdu", "opcode_hex": "0xDC000000", "primary_opcode": 55, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Floating-Point Double with Update", "sync": false, "reads": [ { "field": "FS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stfdux": { "page": "memory/stfd.md", "family": "stfd", "xml_mnem": "stfdux", "opcode_hex": "0x7C0005EE", "primary_opcode": 31, "extended_opcode": 759, "form": "X", "group": "memory", "category": "memory", "description": "Store Floating-Point Double with Update Indexed", "sync": false, "reads": [ { "field": "FS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stfdx": { "page": "memory/stfd.md", "family": "stfd", "xml_mnem": "stfdx", "opcode_hex": "0x7C0005AE", "primary_opcode": 31, "extended_opcode": 727, "form": "X", "group": "memory", "category": "memory", "description": "Store Floating-Point Double Indexed", "sync": false, "reads": [ { "field": "FS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stfiwx": { "page": "memory/stfiwx.md", "family": "stfiwx", "xml_mnem": "stfiwx", "opcode_hex": "0x7C0007AE", "primary_opcode": 31, "extended_opcode": 983, "form": "X", "group": "memory", "category": "memory", "description": "Store Floating-Point as Integer Word Indexed", "sync": false, "reads": [ { "field": "FS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stfs": { "page": "memory/stfs.md", "family": "stfs", "xml_mnem": "stfs", "opcode_hex": "0xD0000000", "primary_opcode": 52, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Floating-Point Single", "sync": false, "reads": [ { "field": "FS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stfsu": { "page": "memory/stfs.md", "family": "stfs", "xml_mnem": "stfsu", "opcode_hex": "0xD4000000", "primary_opcode": 53, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Floating-Point Single with Update", "sync": false, "reads": [ { "field": "FS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stfsux": { "page": "memory/stfs.md", "family": "stfs", "xml_mnem": "stfsux", "opcode_hex": "0x7C00056E", "primary_opcode": 31, "extended_opcode": 695, "form": "X", "group": "memory", "category": "memory", "description": "Store Floating-Point Single with Update Indexed", "sync": false, "reads": [ { "field": "FS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stfsx": { "page": "memory/stfs.md", "family": "stfs", "xml_mnem": "stfsx", "opcode_hex": "0x7C00052E", "primary_opcode": 31, "extended_opcode": 663, "form": "X", "group": "memory", "category": "memory", "description": "Store Floating-Point Single Indexed", "sync": false, "reads": [ { "field": "FS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "sth": { "page": "memory/sth.md", "family": "sth", "xml_mnem": "sth", "opcode_hex": "0xB0000000", "primary_opcode": 44, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Half Word", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "sthbrx": { "page": "memory/sthbrx.md", "family": "sthbrx", "xml_mnem": "sthbrx", "opcode_hex": "0x7C00072C", "primary_opcode": 31, "extended_opcode": 918, "form": "X", "group": "memory", "category": "memory", "description": "Store Half Word Byte-Reverse Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "sthu": { "page": "memory/sth.md", "family": "sth", "xml_mnem": "sthu", "opcode_hex": "0xB4000000", "primary_opcode": 45, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Half Word with Update", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "sthux": { "page": "memory/sth.md", "family": "sth", "xml_mnem": "sthux", "opcode_hex": "0x7C00036E", "primary_opcode": 31, "extended_opcode": 439, "form": "X", "group": "memory", "category": "memory", "description": "Store Half Word with Update Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "sthx": { "page": "memory/sth.md", "family": "sth", "xml_mnem": "sthx", "opcode_hex": "0x7C00032E", "primary_opcode": 31, "extended_opcode": 407, "form": "X", "group": "memory", "category": "memory", "description": "Store Half Word Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stmw": { "page": "memory/stmw.md", "family": "stmw", "xml_mnem": "stmw", "opcode_hex": "0xBC000000", "primary_opcode": 47, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Multiple Word", "sync": false, "reads": [], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stswi": { "page": "memory/stswi.md", "family": "stswi", "xml_mnem": "stswi", "opcode_hex": "0x7C0005AA", "primary_opcode": 31, "extended_opcode": 725, "form": "X", "group": "memory", "category": "memory", "description": "Store String Word Immediate", "sync": false, "reads": [], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stswx": { "page": "memory/stswx.md", "family": "stswx", "xml_mnem": "stswx", "opcode_hex": "0x7C00052A", "primary_opcode": 31, "extended_opcode": 661, "form": "X", "group": "memory", "category": "memory", "description": "Store String Word Indexed", "sync": false, "reads": [], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvebx": { "page": "memory/stvebx.md", "family": "stvebx", "xml_mnem": "stvebx", "opcode_hex": "0x7C00010E", "primary_opcode": 31, "extended_opcode": 135, "form": "X", "group": "memory", "category": "memory", "description": "Store Vector Element Byte Indexed", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvehx": { "page": "memory/stvehx.md", "family": "stvehx", "xml_mnem": "stvehx", "opcode_hex": "0x7C00014E", "primary_opcode": 31, "extended_opcode": 167, "form": "X", "group": "memory", "category": "memory", "description": "Store Vector Element Half Word Indexed", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvewx": { "page": "memory/stvewx.md", "family": "stvewx", "xml_mnem": "stvewx", "opcode_hex": "0x7C00018E", "primary_opcode": 31, "extended_opcode": 199, "form": "X", "group": "memory", "category": "memory", "description": "Store Vector Element Word Indexed", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvewx128": { "page": "memory/stvewx.md", "family": "stvewx", "xml_mnem": "stvewx128", "opcode_hex": "0x10000183", "primary_opcode": 4, "extended_opcode": 387, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Store Vector Element Word Indexed 128", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvlx": { "page": "memory/stvlx.md", "family": "stvlx", "xml_mnem": "stvlx", "opcode_hex": "0x7C00050E", "primary_opcode": 31, "extended_opcode": 647, "form": "X", "group": "memory", "category": "memory", "description": "Store Vector Left Indexed", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvlx128": { "page": "memory/stvlx.md", "family": "stvlx", "xml_mnem": "stvlx128", "opcode_hex": "0x10000503", "primary_opcode": 4, "extended_opcode": 1283, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Store Vector Left Indexed 128", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvlxl": { "page": "memory/stvlxl.md", "family": "stvlxl", "xml_mnem": "stvlxl", "opcode_hex": "0x7C00070E", "primary_opcode": 31, "extended_opcode": 903, "form": "X", "group": "memory", "category": "memory", "description": "Store Vector Left Indexed LRU", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvlxl128": { "page": "memory/stvlxl.md", "family": "stvlxl", "xml_mnem": "stvlxl128", "opcode_hex": "0x10000703", "primary_opcode": 4, "extended_opcode": 1795, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Store Vector Left Indexed LRU 128", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvrx": { "page": "memory/stvrx.md", "family": "stvrx", "xml_mnem": "stvrx", "opcode_hex": "0x7C00054E", "primary_opcode": 31, "extended_opcode": 679, "form": "X", "group": "memory", "category": "memory", "description": "Store Vector Right Indexed", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvrx128": { "page": "memory/stvrx.md", "family": "stvrx", "xml_mnem": "stvrx128", "opcode_hex": "0x10000543", "primary_opcode": 4, "extended_opcode": 1347, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Store Vector Right Indexed 128", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvrxl": { "page": "memory/stvrxl.md", "family": "stvrxl", "xml_mnem": "stvrxl", "opcode_hex": "0x7C00074E", "primary_opcode": 31, "extended_opcode": 935, "form": "X", "group": "memory", "category": "memory", "description": "Store Vector Right Indexed LRU", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvrxl128": { "page": "memory/stvrxl.md", "family": "stvrxl", "xml_mnem": "stvrxl128", "opcode_hex": "0x10000743", "primary_opcode": 4, "extended_opcode": 1859, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Store Vector Right Indexed LRU 128", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvx": { "page": "memory/stvx.md", "family": "stvx", "xml_mnem": "stvx", "opcode_hex": "0x7C0001CE", "primary_opcode": 31, "extended_opcode": 231, "form": "X", "group": "memory", "category": "memory", "description": "Store Vector Indexed", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvx128": { "page": "memory/stvx.md", "family": "stvx", "xml_mnem": "stvx128", "opcode_hex": "0x100001C3", "primary_opcode": 4, "extended_opcode": 451, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Store Vector Indexed 128", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvxl": { "page": "memory/stvxl.md", "family": "stvxl", "xml_mnem": "stvxl", "opcode_hex": "0x7C0003CE", "primary_opcode": 31, "extended_opcode": 487, "form": "X", "group": "memory", "category": "memory", "description": "Store Vector Indexed LRU", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stvxl128": { "page": "memory/stvxl.md", "family": "stvxl", "xml_mnem": "stvxl128", "opcode_hex": "0x100003C3", "primary_opcode": 4, "extended_opcode": 963, "form": "VX128_1", "group": "memory", "category": "memory", "description": "Store Vector Indexed LRU 128", "sync": false, "reads": [ { "field": "VS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stw": { "page": "memory/stw.md", "family": "stw", "xml_mnem": "stw", "opcode_hex": "0x90000000", "primary_opcode": 36, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Word", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stwbrx": { "page": "memory/stwbrx.md", "family": "stwbrx", "xml_mnem": "stwbrx", "opcode_hex": "0x7C00052C", "primary_opcode": 31, "extended_opcode": 662, "form": "X", "group": "memory", "category": "memory", "description": "Store Word Byte-Reverse Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stwcx": { "page": "memory/stwcx.md", "family": "stwcx", "xml_mnem": "stwcx", "opcode_hex": "0x7C00012D", "primary_opcode": 31, "extended_opcode": 150, "form": "X", "group": "memory", "category": "memory", "description": "Store Word Conditional Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "CR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": true }, "is_primary": true, "flags": {} }, "stwu": { "page": "memory/stw.md", "family": "stw", "xml_mnem": "stwu", "opcode_hex": "0x94000000", "primary_opcode": 37, "extended_opcode": null, "form": "D", "group": "memory", "category": "memory", "description": "Store Word with Update", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "d", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stwux": { "page": "memory/stw.md", "family": "stw", "xml_mnem": "stwux", "opcode_hex": "0x7C00016E", "primary_opcode": 31, "extended_opcode": 183, "form": "X", "group": "memory", "category": "memory", "description": "Store Word with Update Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "stwx": { "page": "memory/stw.md", "family": "stw", "xml_mnem": "stwx", "opcode_hex": "0x7C00012E", "primary_opcode": 31, "extended_opcode": 151, "form": "X", "group": "memory", "category": "memory", "description": "Store Word Indexed", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RA0", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "subf": { "page": "alu/subfx.md", "family": "subfx", "xml_mnem": "subfx", "opcode_hex": "0x7C000050", "primary_opcode": 31, "extended_opcode": 40, "form": "XO", "group": "integer", "category": "alu", "description": "Subtract From", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "OE", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "subf.": { "page": "alu/subfx.md", "family": "subfx", "variant_of": "subf", "xml_mnem": "subfx", "flags": { "Rc": 1 }, "category": "alu" }, "subfc": { "page": "alu/subfcx.md", "family": "subfcx", "xml_mnem": "subfcx", "opcode_hex": "0x7C000010", "primary_opcode": 31, "extended_opcode": 8, "form": "XO", "group": "integer", "category": "alu", "description": "Subtract From Carrying", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "OE", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "subfc.": { "page": "alu/subfcx.md", "family": "subfcx", "variant_of": "subfc", "xml_mnem": "subfcx", "flags": { "Rc": 1 }, "category": "alu" }, "subfco": { "page": "alu/subfcx.md", "family": "subfcx", "variant_of": "subfc", "xml_mnem": "subfcx", "flags": { "OE": 1 }, "category": "alu" }, "subfco.": { "page": "alu/subfcx.md", "family": "subfcx", "variant_of": "subfc", "xml_mnem": "subfcx", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "subfe": { "page": "alu/subfex.md", "family": "subfex", "xml_mnem": "subfex", "opcode_hex": "0x7C000110", "primary_opcode": 31, "extended_opcode": 136, "form": "XO", "group": "integer", "category": "alu", "description": "Subtract From Extended", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "OE", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "subfe.": { "page": "alu/subfex.md", "family": "subfex", "variant_of": "subfe", "xml_mnem": "subfex", "flags": { "Rc": 1 }, "category": "alu" }, "subfeo": { "page": "alu/subfex.md", "family": "subfex", "variant_of": "subfe", "xml_mnem": "subfex", "flags": { "OE": 1 }, "category": "alu" }, "subfeo.": { "page": "alu/subfex.md", "family": "subfex", "variant_of": "subfe", "xml_mnem": "subfex", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "subfic": { "page": "alu/subficx.md", "family": "subficx", "xml_mnem": "subficx", "opcode_hex": "0x20000000", "primary_opcode": 8, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "Subtract From Immediate Carrying", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "subfme": { "page": "alu/subfmex.md", "family": "subfmex", "xml_mnem": "subfmex", "opcode_hex": "0x7C0001D0", "primary_opcode": 31, "extended_opcode": 232, "form": "XO", "group": "integer", "category": "alu", "description": "Subtract From Minus One Extended", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "CA", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "OE", "conditional": true }, { "field": "CA", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "subfme.": { "page": "alu/subfmex.md", "family": "subfmex", "variant_of": "subfme", "xml_mnem": "subfmex", "flags": { "Rc": 1 }, "category": "alu" }, "subfmeo": { "page": "alu/subfmex.md", "family": "subfmex", "variant_of": "subfme", "xml_mnem": "subfmex", "flags": { "OE": 1 }, "category": "alu" }, "subfmeo.": { "page": "alu/subfmex.md", "family": "subfmex", "variant_of": "subfme", "xml_mnem": "subfmex", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "subfo": { "page": "alu/subfx.md", "family": "subfx", "variant_of": "subf", "xml_mnem": "subfx", "flags": { "OE": 1 }, "category": "alu" }, "subfo.": { "page": "alu/subfx.md", "family": "subfx", "variant_of": "subf", "xml_mnem": "subfx", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "subfze": { "page": "alu/subfzex.md", "family": "subfzex", "xml_mnem": "subfzex", "opcode_hex": "0x7C000190", "primary_opcode": 31, "extended_opcode": 200, "form": "XO", "group": "integer", "category": "alu", "description": "Subtract From Zero Extended", "sync": false, "reads": [ { "field": "RA", "conditional": false }, { "field": "CA", "conditional": false } ], "writes": [ { "field": "RD", "conditional": false }, { "field": "CR", "conditional": true }, { "field": "OE", "conditional": true }, { "field": "CA", "conditional": false } ], "runtime_flags": { "Rc": true, "OE": true, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "subfze.": { "page": "alu/subfzex.md", "family": "subfzex", "variant_of": "subfze", "xml_mnem": "subfzex", "flags": { "Rc": 1 }, "category": "alu" }, "subfzeo": { "page": "alu/subfzex.md", "family": "subfzex", "variant_of": "subfze", "xml_mnem": "subfzex", "flags": { "OE": 1 }, "category": "alu" }, "subfzeo.": { "page": "alu/subfzex.md", "family": "subfzex", "variant_of": "subfze", "xml_mnem": "subfzex", "flags": { "OE": 1, "Rc": 1 }, "category": "alu" }, "sync": { "page": "alu/sync.md", "family": "sync", "xml_mnem": "sync", "opcode_hex": "0x7C0004AC", "primary_opcode": 31, "extended_opcode": 598, "form": "X", "group": "integer", "category": "alu", "description": "Synchronize", "sync": false, "reads": [], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "td": { "page": "branch/td.md", "family": "td", "xml_mnem": "td", "opcode_hex": "0x7C000088", "primary_opcode": 31, "extended_opcode": 68, "form": "X", "group": "branch", "category": "branch", "description": "Trap Doubleword", "sync": false, "reads": [ { "field": "TO", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "tdi": { "page": "branch/tdi.md", "family": "tdi", "xml_mnem": "tdi", "opcode_hex": "0x08000000", "primary_opcode": 2, "extended_opcode": null, "form": "D", "group": "branch", "category": "branch", "description": "Trap Doubleword Immediate", "sync": false, "reads": [ { "field": "TO", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "SIMM", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "tw": { "page": "branch/tw.md", "family": "tw", "xml_mnem": "tw", "opcode_hex": "0x7C000008", "primary_opcode": 31, "extended_opcode": 4, "form": "X", "group": "branch", "category": "branch", "description": "Trap Word", "sync": false, "reads": [ { "field": "TO", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "twi": { "page": "branch/twi.md", "family": "twi", "xml_mnem": "twi", "opcode_hex": "0x0C000000", "primary_opcode": 3, "extended_opcode": null, "form": "D", "group": "branch", "category": "branch", "description": "Trap Word Immediate", "sync": false, "reads": [ { "field": "TO", "conditional": false }, { "field": "RA", "conditional": false }, { "field": "SIMM", "conditional": false } ], "writes": [], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vaddcuw": { "page": "vmx/vaddcuw.md", "family": "vaddcuw", "xml_mnem": "vaddcuw", "opcode_hex": "0x10000180", "primary_opcode": 4, "extended_opcode": 384, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Carryout Unsigned Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vaddfp": { "page": "vmx/vaddfp.md", "family": "vaddfp", "xml_mnem": "vaddfp", "opcode_hex": "0x1000000A", "primary_opcode": 4, "extended_opcode": 10, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vaddfp128": { "page": "vmx/vaddfp.md", "family": "vaddfp", "xml_mnem": "vaddfp128", "opcode_hex": "0x14000010", "primary_opcode": 5, "extended_opcode": 16, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Add Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vaddsbs": { "page": "vmx/vaddsbs.md", "family": "vaddsbs", "xml_mnem": "vaddsbs", "opcode_hex": "0x10000300", "primary_opcode": 4, "extended_opcode": 768, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Signed Byte Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vaddshs": { "page": "vmx/vaddshs.md", "family": "vaddshs", "xml_mnem": "vaddshs", "opcode_hex": "0x10000340", "primary_opcode": 4, "extended_opcode": 832, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Signed Half Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vaddsws": { "page": "vmx/vaddsws.md", "family": "vaddsws", "xml_mnem": "vaddsws", "opcode_hex": "0x10000380", "primary_opcode": 4, "extended_opcode": 896, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Signed Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vaddubm": { "page": "vmx/vaddubm.md", "family": "vaddubm", "xml_mnem": "vaddubm", "opcode_hex": "0x10000000", "primary_opcode": 4, "extended_opcode": 0, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Unsigned Byte Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vaddubs": { "page": "vmx/vaddubs.md", "family": "vaddubs", "xml_mnem": "vaddubs", "opcode_hex": "0x10000200", "primary_opcode": 4, "extended_opcode": 512, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Unsigned Byte Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vadduhm": { "page": "vmx/vadduhm.md", "family": "vadduhm", "xml_mnem": "vadduhm", "opcode_hex": "0x10000040", "primary_opcode": 4, "extended_opcode": 64, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Unsigned Half Word Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vadduhs": { "page": "vmx/vadduhs.md", "family": "vadduhs", "xml_mnem": "vadduhs", "opcode_hex": "0x10000240", "primary_opcode": 4, "extended_opcode": 576, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Unsigned Half Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vadduwm": { "page": "vmx/vadduwm.md", "family": "vadduwm", "xml_mnem": "vadduwm", "opcode_hex": "0x10000080", "primary_opcode": 4, "extended_opcode": 128, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Unsigned Word Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vadduws": { "page": "vmx/vadduws.md", "family": "vadduws", "xml_mnem": "vadduws", "opcode_hex": "0x10000280", "primary_opcode": 4, "extended_opcode": 640, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Add Unsigned Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vand": { "page": "vmx/vand.md", "family": "vand", "xml_mnem": "vand", "opcode_hex": "0x10000404", "primary_opcode": 4, "extended_opcode": 1028, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Logical AND", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vand128": { "page": "vmx/vand.md", "family": "vand", "xml_mnem": "vand128", "opcode_hex": "0x14000210", "primary_opcode": 5, "extended_opcode": 528, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Logical AND", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vandc": { "page": "vmx/vandc.md", "family": "vandc", "xml_mnem": "vandc", "opcode_hex": "0x10000444", "primary_opcode": 4, "extended_opcode": 1092, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Logical AND with Complement", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vandc128": { "page": "vmx/vandc.md", "family": "vandc", "xml_mnem": "vandc128", "opcode_hex": "0x14000250", "primary_opcode": 5, "extended_opcode": 592, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Logical AND with Complement", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vavgsb": { "page": "vmx/vavgsb.md", "family": "vavgsb", "xml_mnem": "vavgsb", "opcode_hex": "0x10000502", "primary_opcode": 4, "extended_opcode": 1282, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Average Signed Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vavgsh": { "page": "vmx/vavgsh.md", "family": "vavgsh", "xml_mnem": "vavgsh", "opcode_hex": "0x10000542", "primary_opcode": 4, "extended_opcode": 1346, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Average Signed Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vavgsw": { "page": "vmx/vavgsw.md", "family": "vavgsw", "xml_mnem": "vavgsw", "opcode_hex": "0x10000582", "primary_opcode": 4, "extended_opcode": 1410, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Average Signed Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vavgub": { "page": "vmx/vavgub.md", "family": "vavgub", "xml_mnem": "vavgub", "opcode_hex": "0x10000402", "primary_opcode": 4, "extended_opcode": 1026, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Average Unsigned Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vavguh": { "page": "vmx/vavguh.md", "family": "vavguh", "xml_mnem": "vavguh", "opcode_hex": "0x10000442", "primary_opcode": 4, "extended_opcode": 1090, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Average Unsigned Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vavguw": { "page": "vmx/vavguw.md", "family": "vavguw", "xml_mnem": "vavguw", "opcode_hex": "0x10000482", "primary_opcode": 4, "extended_opcode": 1154, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Average Unsigned Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcfpsxws128": { "page": "vmx128/vcfpsxws128.md", "family": "vcfpsxws128", "xml_mnem": "vcfpsxws128", "opcode_hex": "0x18000230", "primary_opcode": 6, "extended_opcode": 560, "form": "VX128_3", "group": "vmx", "category": "vmx128", "description": "Vector128 Convert From Floating-Point to Signed Fixed-Point Word Saturate", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcfpuxws128": { "page": "vmx128/vcfpuxws128.md", "family": "vcfpuxws128", "xml_mnem": "vcfpuxws128", "opcode_hex": "0x18000270", "primary_opcode": 6, "extended_opcode": 624, "form": "VX128_3", "group": "vmx", "category": "vmx128", "description": "Vector128 Convert From Floating-Point to Unsigned Fixed-Point Word Saturate", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcfs": { "page": "vmx/vcfsx.md", "family": "vcfsx", "xml_mnem": "vcfsx", "opcode_hex": "0x1000034A", "primary_opcode": 4, "extended_opcode": 842, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Convert from Signed Fixed-Point Word", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcfu": { "page": "vmx/vcfux.md", "family": "vcfux", "xml_mnem": "vcfux", "opcode_hex": "0x1000030A", "primary_opcode": 4, "extended_opcode": 778, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Convert from Unsigned Fixed-Point Word", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpbfp": { "page": "vmx/vcmpbfp.md", "family": "vcmpbfp", "xml_mnem": "vcmpbfp", "opcode_hex": "0x100003C6", "primary_opcode": 4, "extended_opcode": 966, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Bounds Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpbfp.": { "page": "vmx/vcmpbfp.md", "family": "vcmpbfp", "variant_of": "vcmpbfp", "xml_mnem": "vcmpbfp", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpbfp128": { "page": "vmx/vcmpbfp.md", "family": "vcmpbfp", "xml_mnem": "vcmpbfp128", "opcode_hex": "0x18000180", "primary_opcode": 6, "extended_opcode": 384, "form": "VX128_R", "group": "vmx", "category": "vmx", "description": "Vector128 Compare Bounds Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpbfp128.": { "page": "vmx/vcmpbfp.md", "family": "vcmpbfp", "variant_of": "vcmpbfp128", "xml_mnem": "vcmpbfp128", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpeqfp": { "page": "vmx/vcmpeqfp.md", "family": "vcmpeqfp", "xml_mnem": "vcmpeqfp", "opcode_hex": "0x100000C6", "primary_opcode": 4, "extended_opcode": 198, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Equal-to Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpeqfp.": { "page": "vmx/vcmpeqfp.md", "family": "vcmpeqfp", "variant_of": "vcmpeqfp", "xml_mnem": "vcmpeqfp", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpeqfp128": { "page": "vmx/vcmpeqfp.md", "family": "vcmpeqfp", "xml_mnem": "vcmpeqfp128", "opcode_hex": "0x18000000", "primary_opcode": 6, "extended_opcode": 0, "form": "VX128_R", "group": "vmx", "category": "vmx", "description": "Vector128 Compare Equal-to Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpeqfp128.": { "page": "vmx/vcmpeqfp.md", "family": "vcmpeqfp", "variant_of": "vcmpeqfp128", "xml_mnem": "vcmpeqfp128", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpequb": { "page": "vmx/vcmpequb.md", "family": "vcmpequb", "xml_mnem": "vcmpequb", "opcode_hex": "0x10000006", "primary_opcode": 4, "extended_opcode": 6, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Equal-to Unsigned Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpequb.": { "page": "vmx/vcmpequb.md", "family": "vcmpequb", "variant_of": "vcmpequb", "xml_mnem": "vcmpequb", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpequh": { "page": "vmx/vcmpequh.md", "family": "vcmpequh", "xml_mnem": "vcmpequh", "opcode_hex": "0x10000046", "primary_opcode": 4, "extended_opcode": 70, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Equal-to Unsigned Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpequh.": { "page": "vmx/vcmpequh.md", "family": "vcmpequh", "variant_of": "vcmpequh", "xml_mnem": "vcmpequh", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpequw": { "page": "vmx/vcmpequw.md", "family": "vcmpequw", "xml_mnem": "vcmpequw", "opcode_hex": "0x10000086", "primary_opcode": 4, "extended_opcode": 134, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Equal-to Unsigned Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpequw.": { "page": "vmx/vcmpequw.md", "family": "vcmpequw", "variant_of": "vcmpequw", "xml_mnem": "vcmpequw", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpequw128": { "page": "vmx/vcmpequw.md", "family": "vcmpequw", "xml_mnem": "vcmpequw128", "opcode_hex": "0x18000200", "primary_opcode": 6, "extended_opcode": 512, "form": "VX128_R", "group": "vmx", "category": "vmx", "description": "Vector128 Compare Equal-to Unsigned Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpequw128.": { "page": "vmx/vcmpequw.md", "family": "vcmpequw", "variant_of": "vcmpequw128", "xml_mnem": "vcmpequw128", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgefp": { "page": "vmx/vcmpgefp.md", "family": "vcmpgefp", "xml_mnem": "vcmpgefp", "opcode_hex": "0x100001C6", "primary_opcode": 4, "extended_opcode": 454, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Greater-Than-or-Equal-to Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgefp.": { "page": "vmx/vcmpgefp.md", "family": "vcmpgefp", "variant_of": "vcmpgefp", "xml_mnem": "vcmpgefp", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgefp128": { "page": "vmx/vcmpgefp.md", "family": "vcmpgefp", "xml_mnem": "vcmpgefp128", "opcode_hex": "0x18000080", "primary_opcode": 6, "extended_opcode": 128, "form": "VX128_R", "group": "vmx", "category": "vmx", "description": "Vector128 Compare Greater-Than-or-Equal-to Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgefp128.": { "page": "vmx/vcmpgefp.md", "family": "vcmpgefp", "variant_of": "vcmpgefp128", "xml_mnem": "vcmpgefp128", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgtfp": { "page": "vmx/vcmpgtfp.md", "family": "vcmpgtfp", "xml_mnem": "vcmpgtfp", "opcode_hex": "0x100002C6", "primary_opcode": 4, "extended_opcode": 710, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Greater-Than Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgtfp.": { "page": "vmx/vcmpgtfp.md", "family": "vcmpgtfp", "variant_of": "vcmpgtfp", "xml_mnem": "vcmpgtfp", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgtfp128": { "page": "vmx/vcmpgtfp.md", "family": "vcmpgtfp", "xml_mnem": "vcmpgtfp128", "opcode_hex": "0x18000100", "primary_opcode": 6, "extended_opcode": 256, "form": "VX128_R", "group": "vmx", "category": "vmx", "description": "Vector128 Compare Greater-Than Floating-Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgtfp128.": { "page": "vmx/vcmpgtfp.md", "family": "vcmpgtfp", "variant_of": "vcmpgtfp128", "xml_mnem": "vcmpgtfp128", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgtsb": { "page": "vmx/vcmpgtsb.md", "family": "vcmpgtsb", "xml_mnem": "vcmpgtsb", "opcode_hex": "0x10000306", "primary_opcode": 4, "extended_opcode": 774, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Greater-Than Signed Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgtsb.": { "page": "vmx/vcmpgtsb.md", "family": "vcmpgtsb", "variant_of": "vcmpgtsb", "xml_mnem": "vcmpgtsb", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgtsh": { "page": "vmx/vcmpgtsh.md", "family": "vcmpgtsh", "xml_mnem": "vcmpgtsh", "opcode_hex": "0x10000346", "primary_opcode": 4, "extended_opcode": 838, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Greater-Than Signed Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgtsh.": { "page": "vmx/vcmpgtsh.md", "family": "vcmpgtsh", "variant_of": "vcmpgtsh", "xml_mnem": "vcmpgtsh", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgtsw": { "page": "vmx/vcmpgtsw.md", "family": "vcmpgtsw", "xml_mnem": "vcmpgtsw", "opcode_hex": "0x10000386", "primary_opcode": 4, "extended_opcode": 902, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Greater-Than Signed Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgtsw.": { "page": "vmx/vcmpgtsw.md", "family": "vcmpgtsw", "variant_of": "vcmpgtsw", "xml_mnem": "vcmpgtsw", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgtub": { "page": "vmx/vcmpgtub.md", "family": "vcmpgtub", "xml_mnem": "vcmpgtub", "opcode_hex": "0x10000206", "primary_opcode": 4, "extended_opcode": 518, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Greater-Than Unsigned Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgtub.": { "page": "vmx/vcmpgtub.md", "family": "vcmpgtub", "variant_of": "vcmpgtub", "xml_mnem": "vcmpgtub", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgtuh": { "page": "vmx/vcmpgtuh.md", "family": "vcmpgtuh", "xml_mnem": "vcmpgtuh", "opcode_hex": "0x10000246", "primary_opcode": 4, "extended_opcode": 582, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Greater-Than Unsigned Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgtuh.": { "page": "vmx/vcmpgtuh.md", "family": "vcmpgtuh", "variant_of": "vcmpgtuh", "xml_mnem": "vcmpgtuh", "flags": { "Rc": 1 }, "category": "vmx" }, "vcmpgtuw": { "page": "vmx/vcmpgtuw.md", "family": "vcmpgtuw", "xml_mnem": "vcmpgtuw", "opcode_hex": "0x10000286", "primary_opcode": 4, "extended_opcode": 646, "form": "VC", "group": "vmx", "category": "vmx", "description": "Vector Compare Greater-Than Unsigned Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcmpgtuw.": { "page": "vmx/vcmpgtuw.md", "family": "vcmpgtuw", "variant_of": "vcmpgtuw", "xml_mnem": "vcmpgtuw", "flags": { "Rc": 1 }, "category": "vmx" }, "vcsxwfp128": { "page": "vmx128/vcsxwfp128.md", "family": "vcsxwfp128", "xml_mnem": "vcsxwfp128", "opcode_hex": "0x180002B0", "primary_opcode": 6, "extended_opcode": 688, "form": "VX128_3", "group": "vmx", "category": "vmx128", "description": "Vector128 Convert From Signed Fixed-Point Word to Floating-Point", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vctsxs": { "page": "vmx/vctsxs.md", "family": "vctsxs", "xml_mnem": "vctsxs", "opcode_hex": "0x100003CA", "primary_opcode": 4, "extended_opcode": 970, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Convert to Signed Fixed-Point Word Saturate", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vctuxs": { "page": "vmx/vctuxs.md", "family": "vctuxs", "xml_mnem": "vctuxs", "opcode_hex": "0x1000038A", "primary_opcode": 4, "extended_opcode": 906, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Convert to Unsigned Fixed-Point Word Saturate", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vcuxwfp128": { "page": "vmx128/vcuxwfp128.md", "family": "vcuxwfp128", "xml_mnem": "vcuxwfp128", "opcode_hex": "0x180002F0", "primary_opcode": 6, "extended_opcode": 752, "form": "VX128_3", "group": "vmx", "category": "vmx128", "description": "Vector128 Convert From Unsigned Fixed-Point Word to Floating-Point", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vexptefp": { "page": "vmx/vexptefp.md", "family": "vexptefp", "xml_mnem": "vexptefp", "opcode_hex": "0x1000018A", "primary_opcode": 4, "extended_opcode": 394, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector 2 Raised to the Exponent Estimate Floating Point", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vexptefp128": { "page": "vmx/vexptefp.md", "family": "vexptefp", "xml_mnem": "vexptefp128", "opcode_hex": "0x180006B0", "primary_opcode": 6, "extended_opcode": 1712, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Log2 Estimate Floating Point", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vlogefp": { "page": "vmx/vlogefp.md", "family": "vlogefp", "xml_mnem": "vlogefp", "opcode_hex": "0x100001CA", "primary_opcode": 4, "extended_opcode": 458, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Log2 Estimate Floating Point", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vlogefp128": { "page": "vmx/vlogefp.md", "family": "vlogefp", "xml_mnem": "vlogefp128", "opcode_hex": "0x180006F0", "primary_opcode": 6, "extended_opcode": 1776, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Log2 Estimate Floating Point", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaddcfp128": { "page": "vmx128/vmaddcfp128.md", "family": "vmaddcfp128", "xml_mnem": "vmaddcfp128", "opcode_hex": "0x14000110", "primary_opcode": 5, "extended_opcode": 272, "form": "VX128", "group": "vmx", "category": "vmx128", "description": "Vector128 Multiply Add Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VD", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaddfp": { "page": "vmx/vmaddfp.md", "family": "vmaddfp", "xml_mnem": "vmaddfp", "opcode_hex": "0x1000002E", "primary_opcode": 4, "extended_opcode": 46, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-Add Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VC", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaddfp128": { "page": "vmx/vmaddfp.md", "family": "vmaddfp", "xml_mnem": "vmaddfp128", "opcode_hex": "0x140000D0", "primary_opcode": 5, "extended_opcode": 208, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Multiply Add Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VC", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaxfp": { "page": "vmx/vmaxfp.md", "family": "vmaxfp", "xml_mnem": "vmaxfp", "opcode_hex": "0x1000040A", "primary_opcode": 4, "extended_opcode": 1034, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Maximum Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaxfp128": { "page": "vmx/vmaxfp.md", "family": "vmaxfp", "xml_mnem": "vmaxfp128", "opcode_hex": "0x18000280", "primary_opcode": 6, "extended_opcode": 640, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Maximum Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaxsb": { "page": "vmx/vmaxsb.md", "family": "vmaxsb", "xml_mnem": "vmaxsb", "opcode_hex": "0x10000102", "primary_opcode": 4, "extended_opcode": 258, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Maximum Signed Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaxsh": { "page": "vmx/vmaxsh.md", "family": "vmaxsh", "xml_mnem": "vmaxsh", "opcode_hex": "0x10000142", "primary_opcode": 4, "extended_opcode": 322, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Maximum Signed Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaxsw": { "page": "vmx/vmaxsw.md", "family": "vmaxsw", "xml_mnem": "vmaxsw", "opcode_hex": "0x10000182", "primary_opcode": 4, "extended_opcode": 386, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Maximum Signed Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaxub": { "page": "vmx/vmaxub.md", "family": "vmaxub", "xml_mnem": "vmaxub", "opcode_hex": "0x10000002", "primary_opcode": 4, "extended_opcode": 2, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Maximum Unsigned Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaxuh": { "page": "vmx/vmaxuh.md", "family": "vmaxuh", "xml_mnem": "vmaxuh", "opcode_hex": "0x10000042", "primary_opcode": 4, "extended_opcode": 66, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Maximum Unsigned Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmaxuw": { "page": "vmx/vmaxuw.md", "family": "vmaxuw", "xml_mnem": "vmaxuw", "opcode_hex": "0x10000082", "primary_opcode": 4, "extended_opcode": 130, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Maximum Unsigned Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmhaddshs": { "page": "vmx/vmhaddshs.md", "family": "vmhaddshs", "xml_mnem": "vmhaddshs", "opcode_hex": "0x10000020", "primary_opcode": 4, "extended_opcode": 32, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-High and Add Signed Signed Half Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmhraddshs": { "page": "vmx/vmhraddshs.md", "family": "vmhraddshs", "xml_mnem": "vmhraddshs", "opcode_hex": "0x10000021", "primary_opcode": 4, "extended_opcode": 33, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-High Round and Add Signed Signed Half Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vminfp": { "page": "vmx/vminfp.md", "family": "vminfp", "xml_mnem": "vminfp", "opcode_hex": "0x1000044A", "primary_opcode": 4, "extended_opcode": 1098, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Minimum Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vminfp128": { "page": "vmx/vminfp.md", "family": "vminfp", "xml_mnem": "vminfp128", "opcode_hex": "0x180002C0", "primary_opcode": 6, "extended_opcode": 704, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Minimum Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vminsb": { "page": "vmx/vminsb.md", "family": "vminsb", "xml_mnem": "vminsb", "opcode_hex": "0x10000302", "primary_opcode": 4, "extended_opcode": 770, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Minimum Signed Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vminsh": { "page": "vmx/vminsh.md", "family": "vminsh", "xml_mnem": "vminsh", "opcode_hex": "0x10000342", "primary_opcode": 4, "extended_opcode": 834, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Minimum Signed Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vminsw": { "page": "vmx/vminsw.md", "family": "vminsw", "xml_mnem": "vminsw", "opcode_hex": "0x10000382", "primary_opcode": 4, "extended_opcode": 898, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Minimum Signed Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vminub": { "page": "vmx/vminub.md", "family": "vminub", "xml_mnem": "vminub", "opcode_hex": "0x10000202", "primary_opcode": 4, "extended_opcode": 514, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Minimum Unsigned Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vminuh": { "page": "vmx/vminuh.md", "family": "vminuh", "xml_mnem": "vminuh", "opcode_hex": "0x10000242", "primary_opcode": 4, "extended_opcode": 578, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Minimum Unsigned Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vminuw": { "page": "vmx/vminuw.md", "family": "vminuw", "xml_mnem": "vminuw", "opcode_hex": "0x10000282", "primary_opcode": 4, "extended_opcode": 642, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Minimum Unsigned Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmladduhm": { "page": "vmx/vmladduhm.md", "family": "vmladduhm", "xml_mnem": "vmladduhm", "opcode_hex": "0x10000022", "primary_opcode": 4, "extended_opcode": 34, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-Low and Add Unsigned Half Word Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmrghb": { "page": "vmx/vmrghb.md", "family": "vmrghb", "xml_mnem": "vmrghb", "opcode_hex": "0x1000000C", "primary_opcode": 4, "extended_opcode": 12, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Merge High Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmrghh": { "page": "vmx/vmrghh.md", "family": "vmrghh", "xml_mnem": "vmrghh", "opcode_hex": "0x1000004C", "primary_opcode": 4, "extended_opcode": 76, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Merge High Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmrghw": { "page": "vmx/vmrghw.md", "family": "vmrghw", "xml_mnem": "vmrghw", "opcode_hex": "0x1000008C", "primary_opcode": 4, "extended_opcode": 140, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Merge High Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmrghw128": { "page": "vmx/vmrghw.md", "family": "vmrghw", "xml_mnem": "vmrghw128", "opcode_hex": "0x18000300", "primary_opcode": 6, "extended_opcode": 768, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Merge High Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmrglb": { "page": "vmx/vmrglb.md", "family": "vmrglb", "xml_mnem": "vmrglb", "opcode_hex": "0x1000010C", "primary_opcode": 4, "extended_opcode": 268, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Merge Low Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmrglh": { "page": "vmx/vmrglh.md", "family": "vmrglh", "xml_mnem": "vmrglh", "opcode_hex": "0x1000014C", "primary_opcode": 4, "extended_opcode": 332, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Merge Low Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmrglw": { "page": "vmx/vmrglw.md", "family": "vmrglw", "xml_mnem": "vmrglw", "opcode_hex": "0x1000018C", "primary_opcode": 4, "extended_opcode": 396, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Merge Low Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmrglw128": { "page": "vmx/vmrglw.md", "family": "vmrglw", "xml_mnem": "vmrglw128", "opcode_hex": "0x18000340", "primary_opcode": 6, "extended_opcode": 832, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Merge Low Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmsum3fp128": { "page": "vmx128/vmsum3fp128.md", "family": "vmsum3fp128", "xml_mnem": "vmsum3fp128", "opcode_hex": "0x14000190", "primary_opcode": 5, "extended_opcode": 400, "form": "VX128", "group": "vmx", "category": "vmx128", "description": "Vector128 Multiply Sum 3-way Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmsum4fp128": { "page": "vmx128/vmsum4fp128.md", "family": "vmsum4fp128", "xml_mnem": "vmsum4fp128", "opcode_hex": "0x140001D0", "primary_opcode": 5, "extended_opcode": 464, "form": "VX128", "group": "vmx", "category": "vmx128", "description": "Vector128 Multiply Sum 4-way Floating-Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmsummbm": { "page": "vmx/vmsummbm.md", "family": "vmsummbm", "xml_mnem": "vmsummbm", "opcode_hex": "0x10000025", "primary_opcode": 4, "extended_opcode": 37, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-Sum Mixed-Sign Byte Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmsumshm": { "page": "vmx/vmsumshm.md", "family": "vmsumshm", "xml_mnem": "vmsumshm", "opcode_hex": "0x10000028", "primary_opcode": 4, "extended_opcode": 40, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-Sum Signed Half Word Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmsumshs": { "page": "vmx/vmsumshs.md", "family": "vmsumshs", "xml_mnem": "vmsumshs", "opcode_hex": "0x10000029", "primary_opcode": 4, "extended_opcode": 41, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-Sum Signed Half Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmsumubm": { "page": "vmx/vmsumubm.md", "family": "vmsumubm", "xml_mnem": "vmsumubm", "opcode_hex": "0x10000024", "primary_opcode": 4, "extended_opcode": 36, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-Sum Unsigned Byte Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmsumuhm": { "page": "vmx/vmsumuhm.md", "family": "vmsumuhm", "xml_mnem": "vmsumuhm", "opcode_hex": "0x10000026", "primary_opcode": 4, "extended_opcode": 38, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-Sum Unsigned Half Word Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmsumuhs": { "page": "vmx/vmsumuhs.md", "family": "vmsumuhs", "xml_mnem": "vmsumuhs", "opcode_hex": "0x10000027", "primary_opcode": 4, "extended_opcode": 39, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Multiply-Sum Unsigned Half Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmulesb": { "page": "vmx/vmulesb.md", "family": "vmulesb", "xml_mnem": "vmulesb", "opcode_hex": "0x10000308", "primary_opcode": 4, "extended_opcode": 776, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Multiply Even Signed Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmulesh": { "page": "vmx/vmulesh.md", "family": "vmulesh", "xml_mnem": "vmulesh", "opcode_hex": "0x10000348", "primary_opcode": 4, "extended_opcode": 840, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Multiply Even Signed Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmuleub": { "page": "vmx/vmuleub.md", "family": "vmuleub", "xml_mnem": "vmuleub", "opcode_hex": "0x10000208", "primary_opcode": 4, "extended_opcode": 520, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Multiply Even Unsigned Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmuleuh": { "page": "vmx/vmuleuh.md", "family": "vmuleuh", "xml_mnem": "vmuleuh", "opcode_hex": "0x10000248", "primary_opcode": 4, "extended_opcode": 584, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Multiply Even Unsigned Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmulfp128": { "page": "vmx128/vmulfp128.md", "family": "vmulfp128", "xml_mnem": "vmulfp128", "opcode_hex": "0x14000090", "primary_opcode": 5, "extended_opcode": 144, "form": "VX128", "group": "vmx", "category": "vmx128", "description": "Vector128 Multiply Floating-Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmulosb": { "page": "vmx/vmulosb.md", "family": "vmulosb", "xml_mnem": "vmulosb", "opcode_hex": "0x10000108", "primary_opcode": 4, "extended_opcode": 264, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Multiply Odd Signed Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmulosh": { "page": "vmx/vmulosh.md", "family": "vmulosh", "xml_mnem": "vmulosh", "opcode_hex": "0x10000148", "primary_opcode": 4, "extended_opcode": 328, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Multiply Odd Signed Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmuloub": { "page": "vmx/vmuloub.md", "family": "vmuloub", "xml_mnem": "vmuloub", "opcode_hex": "0x10000008", "primary_opcode": 4, "extended_opcode": 8, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Multiply Odd Unsigned Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vmulouh": { "page": "vmx/vmulouh.md", "family": "vmulouh", "xml_mnem": "vmulouh", "opcode_hex": "0x10000048", "primary_opcode": 4, "extended_opcode": 72, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Multiply Odd Unsigned Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vnmsubfp": { "page": "vmx/vnmsubfp.md", "family": "vnmsubfp", "xml_mnem": "vnmsubfp", "opcode_hex": "0x1000002F", "primary_opcode": 4, "extended_opcode": 47, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Negative Multiply-Subtract Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VC", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vnmsubfp128": { "page": "vmx/vnmsubfp.md", "family": "vnmsubfp", "xml_mnem": "vnmsubfp128", "opcode_hex": "0x14000150", "primary_opcode": 5, "extended_opcode": 336, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Negative Multiply-Subtract Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VD", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vnor": { "page": "vmx/vnor.md", "family": "vnor", "xml_mnem": "vnor", "opcode_hex": "0x10000504", "primary_opcode": 4, "extended_opcode": 1284, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Logical NOR", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vnor128": { "page": "vmx/vnor.md", "family": "vnor", "xml_mnem": "vnor128", "opcode_hex": "0x14000290", "primary_opcode": 5, "extended_opcode": 656, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Logical NOR", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vor": { "page": "vmx/vor.md", "family": "vor", "xml_mnem": "vor", "opcode_hex": "0x10000484", "primary_opcode": 4, "extended_opcode": 1156, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Logical OR", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vor128": { "page": "vmx/vor.md", "family": "vor", "xml_mnem": "vor128", "opcode_hex": "0x140002D0", "primary_opcode": 5, "extended_opcode": 720, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Logical OR", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vperm": { "page": "vmx/vperm.md", "family": "vperm", "xml_mnem": "vperm", "opcode_hex": "0x1000002B", "primary_opcode": 4, "extended_opcode": 43, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Permute", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vperm128": { "page": "vmx/vperm.md", "family": "vperm", "xml_mnem": "vperm128", "opcode_hex": "0x14000000", "primary_opcode": 5, "extended_opcode": 0, "form": "VX128_2", "group": "vmx", "category": "vmx", "description": "Vector128 Permute", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpermwi128": { "page": "vmx128/vpermwi128.md", "family": "vpermwi128", "xml_mnem": "vpermwi128", "opcode_hex": "0x18000210", "primary_opcode": 6, "extended_opcode": 528, "form": "VX128_P", "group": "vmx", "category": "vmx128", "description": "Vector128 Permutate Word Immediate", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkd3d128": { "page": "vmx128/vpkd3d128.md", "family": "vpkd3d128", "xml_mnem": "vpkd3d128", "opcode_hex": "0x18000610", "primary_opcode": 6, "extended_opcode": 1552, "form": "VX128_4", "group": "vmx", "category": "vmx128", "description": "Vector128 Pack D3Dtype, Rotate Left Immediate and Mask Insert", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkp": { "page": "vmx/vpkpx.md", "family": "vpkpx", "xml_mnem": "vpkpx", "opcode_hex": "0x1000030E", "primary_opcode": 4, "extended_opcode": 782, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Pack Pixel", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkshss": { "page": "vmx/vpkshss.md", "family": "vpkshss", "xml_mnem": "vpkshss", "opcode_hex": "0x1000018E", "primary_opcode": 4, "extended_opcode": 398, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Pack Signed Half Word Signed Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkshss128": { "page": "vmx/vpkshss.md", "family": "vpkshss", "xml_mnem": "vpkshss128", "opcode_hex": "0x14000200", "primary_opcode": 5, "extended_opcode": 512, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Pack Signed Half Word Signed Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkshus": { "page": "vmx/vpkshus.md", "family": "vpkshus", "xml_mnem": "vpkshus", "opcode_hex": "0x1000010E", "primary_opcode": 4, "extended_opcode": 270, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Pack Signed Half Word Unsigned Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkshus128": { "page": "vmx/vpkshus.md", "family": "vpkshus", "xml_mnem": "vpkshus128", "opcode_hex": "0x14000240", "primary_opcode": 5, "extended_opcode": 576, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Pack Signed Half Word Unsigned Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkswss": { "page": "vmx/vpkswss.md", "family": "vpkswss", "xml_mnem": "vpkswss", "opcode_hex": "0x100001CE", "primary_opcode": 4, "extended_opcode": 462, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Pack Signed Word Signed Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkswss128": { "page": "vmx/vpkswss.md", "family": "vpkswss", "xml_mnem": "vpkswss128", "opcode_hex": "0x14000280", "primary_opcode": 5, "extended_opcode": 640, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Pack Signed Word Signed Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkswus": { "page": "vmx/vpkswus.md", "family": "vpkswus", "xml_mnem": "vpkswus", "opcode_hex": "0x1000014E", "primary_opcode": 4, "extended_opcode": 334, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Pack Signed Word Unsigned Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkswus128": { "page": "vmx/vpkswus.md", "family": "vpkswus", "xml_mnem": "vpkswus128", "opcode_hex": "0x140002C0", "primary_opcode": 5, "extended_opcode": 704, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Pack Signed Word Unsigned Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkuhum": { "page": "vmx/vpkuhum.md", "family": "vpkuhum", "xml_mnem": "vpkuhum", "opcode_hex": "0x1000000E", "primary_opcode": 4, "extended_opcode": 14, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Pack Unsigned Half Word Unsigned Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkuhum128": { "page": "vmx/vpkuhum.md", "family": "vpkuhum", "xml_mnem": "vpkuhum128", "opcode_hex": "0x14000300", "primary_opcode": 5, "extended_opcode": 768, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Pack Unsigned Half Word Unsigned Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkuhus": { "page": "vmx/vpkuhus.md", "family": "vpkuhus", "xml_mnem": "vpkuhus", "opcode_hex": "0x1000008E", "primary_opcode": 4, "extended_opcode": 142, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Pack Unsigned Half Word Unsigned Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkuhus128": { "page": "vmx/vpkuhus.md", "family": "vpkuhus", "xml_mnem": "vpkuhus128", "opcode_hex": "0x14000340", "primary_opcode": 5, "extended_opcode": 832, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Pack Unsigned Half Word Unsigned Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkuwum": { "page": "vmx/vpkuwum.md", "family": "vpkuwum", "xml_mnem": "vpkuwum", "opcode_hex": "0x1000004E", "primary_opcode": 4, "extended_opcode": 78, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Pack Unsigned Word Unsigned Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkuwum128": { "page": "vmx/vpkuwum.md", "family": "vpkuwum", "xml_mnem": "vpkuwum128", "opcode_hex": "0x14000380", "primary_opcode": 5, "extended_opcode": 896, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Pack Unsigned Word Unsigned Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkuwus": { "page": "vmx/vpkuwus.md", "family": "vpkuwus", "xml_mnem": "vpkuwus", "opcode_hex": "0x100000CE", "primary_opcode": 4, "extended_opcode": 206, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Pack Unsigned Word Unsigned Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vpkuwus128": { "page": "vmx/vpkuwus.md", "family": "vpkuwus", "xml_mnem": "vpkuwus128", "opcode_hex": "0x140003C0", "primary_opcode": 5, "extended_opcode": 960, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Pack Unsigned Word Unsigned Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrefp": { "page": "vmx/vrefp.md", "family": "vrefp", "xml_mnem": "vrefp", "opcode_hex": "0x1000010A", "primary_opcode": 4, "extended_opcode": 266, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Reciprocal Estimate Floating Point", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrefp128": { "page": "vmx/vrefp.md", "family": "vrefp", "xml_mnem": "vrefp128", "opcode_hex": "0x18000630", "primary_opcode": 6, "extended_opcode": 1584, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Reciprocal Estimate Floating Point", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrfim": { "page": "vmx/vrfim.md", "family": "vrfim", "xml_mnem": "vrfim", "opcode_hex": "0x100002CA", "primary_opcode": 4, "extended_opcode": 714, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Round to Floating-Point Integer toward -Infinity", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrfim128": { "page": "vmx/vrfim.md", "family": "vrfim", "xml_mnem": "vrfim128", "opcode_hex": "0x18000330", "primary_opcode": 6, "extended_opcode": 816, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Round to Floating-Point Integer toward -Infinity", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrfin": { "page": "vmx/vrfin.md", "family": "vrfin", "xml_mnem": "vrfin", "opcode_hex": "0x1000020A", "primary_opcode": 4, "extended_opcode": 522, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Round to Floating-Point Integer Nearest", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrfin128": { "page": "vmx/vrfin.md", "family": "vrfin", "xml_mnem": "vrfin128", "opcode_hex": "0x18000370", "primary_opcode": 6, "extended_opcode": 880, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Round to Floating-Point Integer Nearest", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrfip": { "page": "vmx/vrfip.md", "family": "vrfip", "xml_mnem": "vrfip", "opcode_hex": "0x1000028A", "primary_opcode": 4, "extended_opcode": 650, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Round to Floating-Point Integer toward +Infinity", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrfip128": { "page": "vmx/vrfip.md", "family": "vrfip", "xml_mnem": "vrfip128", "opcode_hex": "0x180003B0", "primary_opcode": 6, "extended_opcode": 944, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Round to Floating-Point Integer toward +Infinity", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrfiz": { "page": "vmx/vrfiz.md", "family": "vrfiz", "xml_mnem": "vrfiz", "opcode_hex": "0x1000024A", "primary_opcode": 4, "extended_opcode": 586, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Round to Floating-Point Integer toward Zero", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrfiz128": { "page": "vmx/vrfiz.md", "family": "vrfiz", "xml_mnem": "vrfiz128", "opcode_hex": "0x180003F0", "primary_opcode": 6, "extended_opcode": 1008, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Round to Floating-Point Integer toward Zero", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrlb": { "page": "vmx/vrlb.md", "family": "vrlb", "xml_mnem": "vrlb", "opcode_hex": "0x10000004", "primary_opcode": 4, "extended_opcode": 4, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Rotate Left Integer Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrlh": { "page": "vmx/vrlh.md", "family": "vrlh", "xml_mnem": "vrlh", "opcode_hex": "0x10000044", "primary_opcode": 4, "extended_opcode": 68, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Rotate Left Integer Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrlimi128": { "page": "vmx128/vrlimi128.md", "family": "vrlimi128", "xml_mnem": "vrlimi128", "opcode_hex": "0x18000710", "primary_opcode": 6, "extended_opcode": 1808, "form": "VX128_4", "group": "vmx", "category": "vmx128", "description": "Vector128 Rotate Left Immediate and Mask Insert", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrlw": { "page": "vmx/vrlw.md", "family": "vrlw", "xml_mnem": "vrlw", "opcode_hex": "0x10000084", "primary_opcode": 4, "extended_opcode": 132, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Rotate Left Integer Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrlw128": { "page": "vmx/vrlw.md", "family": "vrlw", "xml_mnem": "vrlw128", "opcode_hex": "0x18000050", "primary_opcode": 6, "extended_opcode": 80, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Rotate Left Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrsqrtefp": { "page": "vmx/vrsqrtefp.md", "family": "vrsqrtefp", "xml_mnem": "vrsqrtefp", "opcode_hex": "0x1000014A", "primary_opcode": 4, "extended_opcode": 330, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Reciprocal Square Root Estimate Floating Point", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vrsqrtefp128": { "page": "vmx/vrsqrtefp.md", "family": "vrsqrtefp", "xml_mnem": "vrsqrtefp128", "opcode_hex": "0x18000670", "primary_opcode": 6, "extended_opcode": 1648, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Reciprocal Square Root Estimate Floating Point", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsel": { "page": "vmx/vsel.md", "family": "vsel", "xml_mnem": "vsel", "opcode_hex": "0x1000002A", "primary_opcode": 4, "extended_opcode": 42, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Conditional Select", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VC", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsel128": { "page": "vmx/vsel.md", "family": "vsel", "xml_mnem": "vsel128", "opcode_hex": "0x14000350", "primary_opcode": 5, "extended_opcode": 848, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Conditional Select", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "VD", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsl": { "page": "vmx/vsl.md", "family": "vsl", "xml_mnem": "vsl", "opcode_hex": "0x100001C4", "primary_opcode": 4, "extended_opcode": 452, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Left", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vslb": { "page": "vmx/vslb.md", "family": "vslb", "xml_mnem": "vslb", "opcode_hex": "0x10000104", "primary_opcode": 4, "extended_opcode": 260, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Left Integer Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsldoi": { "page": "vmx/vsldoi.md", "family": "vsldoi", "xml_mnem": "vsldoi", "opcode_hex": "0x1000002C", "primary_opcode": 4, "extended_opcode": 44, "form": "VA", "group": "vmx", "category": "vmx", "description": "Vector Shift Left Double by Octet Immediate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "SHB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsldoi128": { "page": "vmx/vsldoi.md", "family": "vsldoi", "xml_mnem": "vsldoi128", "opcode_hex": "0x10000010", "primary_opcode": 4, "extended_opcode": 16, "form": "VX128_5", "group": "vmx", "category": "vmx", "description": "Vector128 Shift Left Double by Octet Immediate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false }, { "field": "SHB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vslh": { "page": "vmx/vslh.md", "family": "vslh", "xml_mnem": "vslh", "opcode_hex": "0x10000144", "primary_opcode": 4, "extended_opcode": 324, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Left Integer Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vslo": { "page": "vmx/vslo.md", "family": "vslo", "xml_mnem": "vslo", "opcode_hex": "0x1000040C", "primary_opcode": 4, "extended_opcode": 1036, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Left by Octet", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vslo128": { "page": "vmx/vslo.md", "family": "vslo", "xml_mnem": "vslo128", "opcode_hex": "0x14000390", "primary_opcode": 5, "extended_opcode": 912, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Shift Left Octet", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vslw": { "page": "vmx/vslw.md", "family": "vslw", "xml_mnem": "vslw", "opcode_hex": "0x10000184", "primary_opcode": 4, "extended_opcode": 388, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Left Integer Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vslw128": { "page": "vmx/vslw.md", "family": "vslw", "xml_mnem": "vslw128", "opcode_hex": "0x180000D0", "primary_opcode": 6, "extended_opcode": 208, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Shift Left Integer Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vspltb": { "page": "vmx/vspltb.md", "family": "vspltb", "xml_mnem": "vspltb", "opcode_hex": "0x1000020C", "primary_opcode": 4, "extended_opcode": 524, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Splat Byte", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsplth": { "page": "vmx/vsplth.md", "family": "vsplth", "xml_mnem": "vsplth", "opcode_hex": "0x1000024C", "primary_opcode": 4, "extended_opcode": 588, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Splat Half Word", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vspltisb": { "page": "vmx/vspltisb.md", "family": "vspltisb", "xml_mnem": "vspltisb", "opcode_hex": "0x1000030C", "primary_opcode": 4, "extended_opcode": 780, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Splat Immediate Signed Byte", "sync": false, "reads": [ { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vspltish": { "page": "vmx/vspltish.md", "family": "vspltish", "xml_mnem": "vspltish", "opcode_hex": "0x1000034C", "primary_opcode": 4, "extended_opcode": 844, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Splat Immediate Signed Half Word", "sync": false, "reads": [ { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vspltisw": { "page": "vmx/vspltisw.md", "family": "vspltisw", "xml_mnem": "vspltisw", "opcode_hex": "0x1000038C", "primary_opcode": 4, "extended_opcode": 908, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Splat Immediate Signed Word", "sync": false, "reads": [ { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vspltisw128": { "page": "vmx/vspltisw.md", "family": "vspltisw", "xml_mnem": "vspltisw128", "opcode_hex": "0x18000770", "primary_opcode": 6, "extended_opcode": 1904, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Splat Immediate Signed Word", "sync": false, "reads": [ { "field": "SIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vspltw": { "page": "vmx/vspltw.md", "family": "vspltw", "xml_mnem": "vspltw", "opcode_hex": "0x1000028C", "primary_opcode": 4, "extended_opcode": 652, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Splat Word", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vspltw128": { "page": "vmx/vspltw.md", "family": "vspltw", "xml_mnem": "vspltw128", "opcode_hex": "0x18000730", "primary_opcode": 6, "extended_opcode": 1840, "form": "VX128_3", "group": "vmx", "category": "vmx", "description": "Vector128 Splat Word", "sync": false, "reads": [ { "field": "VB", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsr": { "page": "vmx/vsr.md", "family": "vsr", "xml_mnem": "vsr", "opcode_hex": "0x100002C4", "primary_opcode": 4, "extended_opcode": 708, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Right", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsrab": { "page": "vmx/vsrab.md", "family": "vsrab", "xml_mnem": "vsrab", "opcode_hex": "0x10000304", "primary_opcode": 4, "extended_opcode": 772, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Right Algebraic Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsrah": { "page": "vmx/vsrah.md", "family": "vsrah", "xml_mnem": "vsrah", "opcode_hex": "0x10000344", "primary_opcode": 4, "extended_opcode": 836, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Right Algebraic Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsraw": { "page": "vmx/vsraw.md", "family": "vsraw", "xml_mnem": "vsraw", "opcode_hex": "0x10000384", "primary_opcode": 4, "extended_opcode": 900, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Right Algebraic Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsraw128": { "page": "vmx/vsraw.md", "family": "vsraw", "xml_mnem": "vsraw128", "opcode_hex": "0x18000150", "primary_opcode": 6, "extended_opcode": 336, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Shift Right Arithmetic Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsrb": { "page": "vmx/vsrb.md", "family": "vsrb", "xml_mnem": "vsrb", "opcode_hex": "0x10000204", "primary_opcode": 4, "extended_opcode": 516, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Right Byte", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsrh": { "page": "vmx/vsrh.md", "family": "vsrh", "xml_mnem": "vsrh", "opcode_hex": "0x10000244", "primary_opcode": 4, "extended_opcode": 580, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Right Half Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsro": { "page": "vmx/vsro.md", "family": "vsro", "xml_mnem": "vsro", "opcode_hex": "0x1000044C", "primary_opcode": 4, "extended_opcode": 1100, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Right Octet", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsro128": { "page": "vmx/vsro.md", "family": "vsro", "xml_mnem": "vsro128", "opcode_hex": "0x140003D0", "primary_opcode": 5, "extended_opcode": 976, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Shift Right Octet", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsrw": { "page": "vmx/vsrw.md", "family": "vsrw", "xml_mnem": "vsrw", "opcode_hex": "0x10000284", "primary_opcode": 4, "extended_opcode": 644, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Shift Right Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsrw128": { "page": "vmx/vsrw.md", "family": "vsrw", "xml_mnem": "vsrw128", "opcode_hex": "0x180001D0", "primary_opcode": 6, "extended_opcode": 464, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Shift Right Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubcuw": { "page": "vmx/vsubcuw.md", "family": "vsubcuw", "xml_mnem": "vsubcuw", "opcode_hex": "0x10000580", "primary_opcode": 4, "extended_opcode": 1408, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Carryout Unsigned Word", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubfp": { "page": "vmx/vsubfp.md", "family": "vsubfp", "xml_mnem": "vsubfp", "opcode_hex": "0x1000004A", "primary_opcode": 4, "extended_opcode": 74, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubfp128": { "page": "vmx/vsubfp.md", "family": "vsubfp", "xml_mnem": "vsubfp128", "opcode_hex": "0x14000050", "primary_opcode": 5, "extended_opcode": 80, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Subtract Floating Point", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubsbs": { "page": "vmx/vsubsbs.md", "family": "vsubsbs", "xml_mnem": "vsubsbs", "opcode_hex": "0x10000700", "primary_opcode": 4, "extended_opcode": 1792, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Signed Byte Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubshs": { "page": "vmx/vsubshs.md", "family": "vsubshs", "xml_mnem": "vsubshs", "opcode_hex": "0x10000740", "primary_opcode": 4, "extended_opcode": 1856, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Signed Half Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubsws": { "page": "vmx/vsubsws.md", "family": "vsubsws", "xml_mnem": "vsubsws", "opcode_hex": "0x10000780", "primary_opcode": 4, "extended_opcode": 1920, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Signed Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsububm": { "page": "vmx/vsububm.md", "family": "vsububm", "xml_mnem": "vsububm", "opcode_hex": "0x10000400", "primary_opcode": 4, "extended_opcode": 1024, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Unsigned Byte Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsububs": { "page": "vmx/vsububs.md", "family": "vsububs", "xml_mnem": "vsububs", "opcode_hex": "0x10000600", "primary_opcode": 4, "extended_opcode": 1536, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Unsigned Byte Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubuhm": { "page": "vmx/vsubuhm.md", "family": "vsubuhm", "xml_mnem": "vsubuhm", "opcode_hex": "0x10000440", "primary_opcode": 4, "extended_opcode": 1088, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Unsigned Half Word Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubuhs": { "page": "vmx/vsubuhs.md", "family": "vsubuhs", "xml_mnem": "vsubuhs", "opcode_hex": "0x10000640", "primary_opcode": 4, "extended_opcode": 1600, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Unsigned Half Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubuwm": { "page": "vmx/vsubuwm.md", "family": "vsubuwm", "xml_mnem": "vsubuwm", "opcode_hex": "0x10000480", "primary_opcode": 4, "extended_opcode": 1152, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Unsigned Word Modulo", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsubuws": { "page": "vmx/vsubuws.md", "family": "vsubuws", "xml_mnem": "vsubuws", "opcode_hex": "0x10000680", "primary_opcode": 4, "extended_opcode": 1664, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Subtract Unsigned Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsum2sws": { "page": "vmx/vsum2sws.md", "family": "vsum2sws", "xml_mnem": "vsum2sws", "opcode_hex": "0x10000688", "primary_opcode": 4, "extended_opcode": 1672, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Sum Across Partial (1/2) Signed Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsum4sbs": { "page": "vmx/vsum4sbs.md", "family": "vsum4sbs", "xml_mnem": "vsum4sbs", "opcode_hex": "0x10000708", "primary_opcode": 4, "extended_opcode": 1800, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Sum Across Partial (1/4) Signed Byte Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsum4shs": { "page": "vmx/vsum4shs.md", "family": "vsum4shs", "xml_mnem": "vsum4shs", "opcode_hex": "0x10000648", "primary_opcode": 4, "extended_opcode": 1608, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Sum Across Partial (1/4) Signed Half Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsum4ubs": { "page": "vmx/vsum4ubs.md", "family": "vsum4ubs", "xml_mnem": "vsum4ubs", "opcode_hex": "0x10000608", "primary_opcode": 4, "extended_opcode": 1544, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Sum Across Partial (1/4) Unsigned Byte Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vsumsws": { "page": "vmx/vsumsws.md", "family": "vsumsws", "xml_mnem": "vsumsws", "opcode_hex": "0x10000788", "primary_opcode": 4, "extended_opcode": 1928, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Sum Across Signed Word Saturate", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false }, { "field": "VSCR", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vupkd3d128": { "page": "vmx128/vupkd3d128.md", "family": "vupkd3d128", "xml_mnem": "vupkd3d128", "opcode_hex": "0x180007F0", "primary_opcode": 6, "extended_opcode": 2032, "form": "VX128_3", "group": "vmx", "category": "vmx128", "description": "Vector128 Unpack D3Dtype", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vupkhp": { "page": "vmx/vupkhpx.md", "family": "vupkhpx", "xml_mnem": "vupkhpx", "opcode_hex": "0x1000034E", "primary_opcode": 4, "extended_opcode": 846, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Unpack High Pixel", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vupkhsb": { "page": "vmx/vupkhsb.md", "family": "vupkhsb", "xml_mnem": "vupkhsb", "opcode_hex": "0x1000020E", "primary_opcode": 4, "extended_opcode": 526, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Unpack High Signed Byte", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vupkhsb128": { "page": "vmx/vupkhsb.md", "family": "vupkhsb", "xml_mnem": "vupkhsb128", "opcode_hex": "0x18000380", "primary_opcode": 6, "extended_opcode": 896, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Unpack High Signed Byte", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vupkhsh": { "page": "vmx/vupkhsh.md", "family": "vupkhsh", "xml_mnem": "vupkhsh", "opcode_hex": "0x1000024E", "primary_opcode": 4, "extended_opcode": 590, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Unpack High Signed Half Word", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vupklp": { "page": "vmx/vupklpx.md", "family": "vupklpx", "xml_mnem": "vupklpx", "opcode_hex": "0x100003CE", "primary_opcode": 4, "extended_opcode": 974, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Unpack Low Pixel", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vupklsb": { "page": "vmx/vupklsb.md", "family": "vupklsb", "xml_mnem": "vupklsb", "opcode_hex": "0x1000028E", "primary_opcode": 4, "extended_opcode": 654, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Unpack Low Signed Byte", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vupklsb128": { "page": "vmx/vupklsb.md", "family": "vupklsb", "xml_mnem": "vupklsb128", "opcode_hex": "0x180003C0", "primary_opcode": 6, "extended_opcode": 960, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Unpack Low Signed Byte", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vupklsh": { "page": "vmx/vupklsh.md", "family": "vupklsh", "xml_mnem": "vupklsh", "opcode_hex": "0x100002CE", "primary_opcode": 4, "extended_opcode": 718, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Unpack Low Signed Half Word", "sync": false, "reads": [ { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vxor": { "page": "vmx/vxor.md", "family": "vxor", "xml_mnem": "vxor", "opcode_hex": "0x100004C4", "primary_opcode": 4, "extended_opcode": 1220, "form": "VX", "group": "vmx", "category": "vmx", "description": "Vector Logical XOR", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "vxor128": { "page": "vmx/vxor.md", "family": "vxor", "xml_mnem": "vxor128", "opcode_hex": "0x14000310", "primary_opcode": 5, "extended_opcode": 784, "form": "VX128", "group": "vmx", "category": "vmx", "description": "Vector128 Logical XOR", "sync": false, "reads": [ { "field": "VA", "conditional": false }, { "field": "VB", "conditional": false } ], "writes": [ { "field": "VD", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "xor": { "page": "alu/xorx.md", "family": "xorx", "xml_mnem": "xorx", "opcode_hex": "0x7C000278", "primary_opcode": 31, "extended_opcode": 316, "form": "X", "group": "integer", "category": "alu", "description": "XOR", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "RB", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false }, { "field": "CR", "conditional": true } ], "runtime_flags": { "Rc": true, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "xor.": { "page": "alu/xorx.md", "family": "xorx", "variant_of": "xor", "xml_mnem": "xorx", "flags": { "Rc": 1 }, "category": "alu" }, "xori": { "page": "alu/xori.md", "family": "xori", "xml_mnem": "xori", "opcode_hex": "0x68000000", "primary_opcode": 26, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "XOR Immediate", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} }, "xoris": { "page": "alu/xoris.md", "family": "xoris", "xml_mnem": "xoris", "opcode_hex": "0x6C000000", "primary_opcode": 27, "extended_opcode": null, "form": "D", "group": "integer", "category": "alu", "description": "XOR Immediate Shifted", "sync": false, "reads": [ { "field": "RS", "conditional": false }, { "field": "UIMM", "conditional": false } ], "writes": [ { "field": "RA", "conditional": false } ], "runtime_flags": { "Rc": false, "OE": false, "LK": false, "Rc_mandatory": false }, "is_primary": true, "flags": {} } } }