Triang3l
|
56f72da137
|
[GPU] More exact PWL texture/RT gamma conversion
|
2022-06-07 21:26:34 +03:00 |
|
Triang3l
|
d280b3953d
|
[GPU] Texture object/binding management to common superclass
|
2022-05-14 16:18:10 +03:00 |
|
Triang3l
|
e3425b242e
|
[DXBC] Both v[#] and v[#][#] operands for HS and GS
|
2022-05-07 16:17:17 +03:00 |
|
Triang3l
|
32ab1a2df1
|
[D3D12] Minor RT code style/comments cleanup
|
2022-03-22 21:48:26 +03:00 |
|
Triang3l
|
38b4741c8f
|
[GPU] Mostly generic, not square-only resolution scaling
|
2021-12-11 21:55:33 +03:00 |
|
Triang3l
|
e720e0a540
|
[Code] Remove game names from code comments (most of at least)
|
2021-09-05 21:27:40 +03:00 |
|
Triang3l
|
3f156f26c4
|
[D3D12] Take 0 being bottom-right sample with 2x MSAA in D3D12 into account
|
2021-06-06 20:58:50 +03:00 |
|
Triang3l
|
dce6938827
|
[D3D12] ROV sample depth via ddxy(z), DSV depth bias cleanup
|
2021-06-06 18:27:43 +03:00 |
|
Triang3l
|
538aa91015
|
[GPU] Primitive processor with Vulkan 1.0 base cases, 24-bit indices and clamping
|
2021-06-04 23:57:46 +03:00 |
|
Triang3l
|
9f8a432479
|
[DXBC] Cleanup: kSysConst_*_Vec/Comp > LoadSystemConstant
|
2021-05-16 17:43:18 +03:00 |
|
Triang3l
|
fb01ccaac6
|
[GPU] Viewport/clipping cleanup, don't clamp oDepth
|
2021-05-04 21:39:34 +03:00 |
|
Triang3l
|
913e1e949c
|
[GPU] Ownership-transfer-based RT cache, 3x3 resolution scaling
The ROV path is also disabled by default because of lower performance
|
2021-04-26 22:12:09 +03:00 |
|
Triang3l
|
9a74df491f
|
[DXBC] dxbc.h with non-translator-specific parts
|
2021-01-04 16:15:50 +03:00 |
|
Triang3l
|
e6fa0ad139
|
[GPU] Dynamic r# count via shader modifications + refactoring
|
2020-12-19 16:14:54 +03:00 |
|
Triang3l
|
bc0c2040e2
|
[DXBC] ROV: Force late Z write with kill instructions
|
2020-12-10 12:36:37 +03:00 |
|
Triang3l
|
9a4643d0f2
|
[GPU] Non-ROV f24 trunc/round, host shader modifications, cache dir
|
2020-12-07 22:31:46 +03:00 |
|
Triang3l
|
74804ae710
|
[DXBC] ROV: Fix depth being overwritten if stencil failed
|
2020-09-05 19:23:45 +03:00 |
|
Triang3l
|
a1d33615b0
|
[DXBC] Inline depth/stencil test
|
2020-08-27 23:46:41 +03:00 |
|
Triang3l
|
6dc94d9154
|
[DXBC] ROV: Inline color ROP
|
2020-08-16 17:10:07 +03:00 |
|
Triang3l
|
bd5f77bc3b
|
[GPU] Common resolve code based on compute shaders, swap MSAA samples 1 and 2, change ROV write rounding, random refactoring
|
2020-08-09 21:33:10 +03:00 |
|
Triang3l
|
4bb0ca0e09
|
[GPU] Move all xenos.h to gpu::xenos, disambiguate Dimension/TextureDimension
|
2020-07-11 15:54:22 +03:00 |
|
Triang3l
|
829c6ee2b0
|
[D3D12] Dithered alpha to coverage
|
2020-07-07 23:09:53 +03:00 |
|
Triang3l
|
0fbf0eec9d
|
[DXBC] ROV: Inline 24-bit depth conversion
|
2020-07-05 22:50:24 +03:00 |
|
Triang3l
|
40e335e2a9
|
[D3D12] Bindless textures/samplers
|
2020-06-19 23:52:33 +03:00 |
|
Triang3l
|
9f789e01b6
|
[DXBC] Fix and cleanup depth-only PS register usage
|
2020-06-07 15:21:31 +03:00 |
|
Triang3l
|
a10bd2a5c1
|
[DXBC] Unbreak MRT in RTV output path
|
2020-03-27 23:18:15 +03:00 |
|
Triang3l
|
b59ae30ec3
|
[D3D12] DXBC: Fix two uninitialized register usages in ROV code, better comments
|
2020-02-13 08:31:01 +03:00 |
|
Triang3l
|
014d03193e
|
[D3D12] Convert dxbc_shader_translator_om.cc to new DXBC emission code
|
2020-02-10 23:50:26 +03:00 |
|
Triang3l
|
85fb028faa
|
[D3D12] Cleaner DXBC emission code, port ROV prologue to it
|
2020-02-07 09:42:43 +03:00 |
|
Triang3l
|
7a88789ebd
|
[D3D12] RB_STENCILREFMASK_BF and stencil constants cleanup
|
2019-07-14 23:49:30 +03:00 |
|
Triang3l
|
929ecfa15c
|
[D3D12] ROV: Fix stencil test result being ignored for depth
|
2019-07-13 12:27:15 +03:00 |
|
Triang3l
|
6672997108
|
[D3D12] ROV early Z and full rewrite, shader scalar optimizations
|
2019-07-11 09:31:58 +03:00 |
|
Triang3l
|
93a18a517b
|
[D3D12] Place UAV barriers for the EDRAM ROV when layout changes
|
2019-04-12 15:59:09 +03:00 |
|
Triang3l
|
9dd62c1e15
|
[D3D12] Alpha to coverage (w/o dithering) with RTV, tiny AtoC fixes
|
2019-01-21 23:41:47 +03:00 |
|
Triang3l
|
0a9feb5eca
|
[D3D12] ROV: Alpha to coverage (without dithering)
|
2019-01-21 21:28:26 +03:00 |
|
Triang3l
|
17dfd84f71
|
[D3D12] Free two alphatest-related system constant dwords
|
2019-01-15 12:58:36 +03:00 |
|
Triang3l
|
77e9ab342c
|
[D3D12] DXBC: Don't update coverage in the depth-only pixel shader
|
2019-01-06 20:13:23 +03:00 |
|
Triang3l
|
6c48f209a1
|
[D3D12] Fix 7e3 and 20e4 denormal conversion
|
2019-01-06 15:10:55 +03:00 |
|
Triang3l
|
14476e5453
|
[D3D12] Rename 2_10_10_10 AS_16 RT format to AS_10
|
2018-12-29 14:59:10 +03:00 |
|
Triang3l
|
43866092a5
|
[D3D12] Update some comments about numeric formats
|
2018-12-28 14:12:09 +03:00 |
|
Triang3l
|
f3e3bbc4fa
|
Revert "[D3D12] ROV: Round unorm/snorm to nearest rather than nearest even"
This reverts commit 216998eb56.
|
2018-12-28 14:05:13 +03:00 |
|
Triang3l
|
216998eb56
|
[D3D12] ROV: Round unorm/snorm to nearest rather than nearest even
|
2018-12-28 08:25:41 +03:00 |
|
Triang3l
|
e803ee84d5
|
[D3D12] Bind shared memory as UAV with memexport
|
2018-12-22 15:39:47 +03:00 |
|
Triang3l
|
645f450321
|
[D3D12] DXBC: Fix UAV and sampler operands
|
2018-12-22 14:26:18 +03:00 |
|
Triang3l
|
0aeff797e5
|
[D3D12] DXBC: Allocate multiple registers with PushSystemTemp
|
2018-12-21 22:54:26 +03:00 |
|
Triang3l
|
cbba86fcf0
|
[D3D12] Split DXBC shader translator into multiple files
|
2018-12-19 14:24:16 +03:00 |
|