54 lines
2.1 KiB
ArmAsm
54 lines
2.1 KiB
ArmAsm
test_vaddsws_1:
|
|
#_ REGISTER_IN v3 [00000001, 00000001, 00000001, 00000001]
|
|
#_ REGISTER_IN v4 [00000001, 00000001, 00000001, 00000001]
|
|
vaddsws v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]
|
|
#_ REGISTER_OUT v4 [00000001, 00000001, 00000001, 00000001]
|
|
#_ REGISTER_OUT v5 [00000002, 00000002, 00000002, 00000002]
|
|
|
|
test_vaddsws_2:
|
|
#_ REGISTER_IN v3 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
#_ REGISTER_IN v4 [00000001, 00000001, 00000001, 00000001]
|
|
vaddsws v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
#_ REGISTER_OUT v4 [00000001, 00000001, 00000001, 00000001]
|
|
#_ REGISTER_OUT v5 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
|
|
test_vaddsws_3:
|
|
#_ REGISTER_IN v3 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
#_ REGISTER_IN v4 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
vaddsws v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
#_ REGISTER_OUT v4 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
#_ REGISTER_OUT v5 [7FFFFFFF, 7FFFFFFF, 7FFFFFFF, 7FFFFFFF]
|
|
|
|
test_vaddsws_4:
|
|
#_ REGISTER_IN v3 [80000000, 80000000, 80000000, 80000000]
|
|
#_ REGISTER_IN v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
vaddsws v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [80000000, 80000000, 80000000, 80000000]
|
|
#_ REGISTER_OUT v4 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
|
#_ REGISTER_OUT v5 [80000000, 80000000, 80000000, 80000000]
|
|
|
|
test_vaddsws_5:
|
|
#_ REGISTER_IN v3 [80000000, 80000000, 80000000, 80000000]
|
|
#_ REGISTER_IN v4 [80000000, 80000000, 80000000, 80000000]
|
|
vaddsws v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [80000000, 80000000, 80000000, 80000000]
|
|
#_ REGISTER_OUT v4 [80000000, 80000000, 80000000, 80000000]
|
|
#_ REGISTER_OUT v5 [80000000, 80000000, 80000000, 80000000]
|
|
|
|
test_vaddsws_6:
|
|
#_ REGISTER_IN v3 [00000000, 00000000, 00000000, 00000000]
|
|
#_ REGISTER_IN v4 [00000000, 00000000, 00000000, 00000000]
|
|
vaddsws v5, v3, v4
|
|
blr
|
|
#_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]
|
|
#_ REGISTER_OUT v4 [00000000, 00000000, 00000000, 00000000]
|
|
#_ REGISTER_OUT v5 [00000000, 00000000, 00000000, 00000000]
|