Triang3l
|
829c6ee2b0
|
[D3D12] Dithered alpha to coverage
|
2020-07-07 23:09:53 +03:00 |
|
Triang3l
|
64a83af137
|
[DXBC] Cleanup StartPixelShader, always_reads_mask, and ps_param_gen overall
|
2020-04-25 00:20:27 +03:00 |
|
Triang3l
|
90b772a330
|
[GPU] Set VGT_DRAW_INITIATOR and use major mode from it
|
2020-02-24 23:27:25 +03:00 |
|
Triang3l
|
a9ed73bdd1
|
[GPU] Remove most hardcoded register/instruction layouts from common and D3D12 code
|
2019-10-20 19:40:37 +03:00 |
|
Triang3l
|
f83269cf8c
|
[GPU] Refactor: Register structs in D3D12CommandProcessor and some other places
|
2019-10-19 23:32:38 +03:00 |
|
Triang3l
|
c4f80aac0d
|
[D3D12] EDRAM layout of a rectangle and other resolve stuff
|
2018-08-22 17:33:43 +03:00 |
|
DrChat
|
4cfe1e3203
|
[Vulkan] Support window scissor in IssueCopy
|
2017-12-21 22:38:35 -06:00 |
|
DrChat
|
cce5182725
|
Vulkan: Fix swap on resolve (off by one!)
Clean up part of IssueCopy
|
2017-08-07 23:34:50 -05:00 |
|
Dr. Chat
|
0c2e0e4119
|
RenderCache: Update to register bitfield structs
|
2017-03-13 17:54:41 -05:00 |
|
Dr. Chat
|
76f6aa7c90
|
Xenos: Add a few bitfield registers to registers.h
|
2017-02-22 16:17:03 -06:00 |
|