Triang3l
|
5795d25afe
|
[D3D12] Remove runtime check of cvars::d3d12_edram_rov
|
2020-04-12 20:48:35 +03:00 |
|
gibbed
|
ed04d96e67
|
Avoid using '#' format spec for X hex numbers.
Avoid using '#' format spec for X (uppercase) hex numbers, as it
results in output like "0XABCDEF" instead of "0xABCDEF".
|
2020-04-09 11:25:08 -05:00 |
|
gibbed
|
a48bb71c2f
|
Overhaul logging.
|
2020-04-07 16:09:41 -05:00 |
|
Triang3l
|
710d225d0a
|
[GPU] --gpu_allow_invalid_fetch_constants to bypass invalid fetch constant type errors
|
2020-02-16 19:35:26 +03:00 |
|
Triang3l
|
8ec813de82
|
[Memory, D3D12] Various refactoring from data provider development
|
2020-02-15 21:35:24 +03:00 |
|
Triang3l
|
c499229455
|
[GPU] Store an EDRAM snapshot in traces
|
2019-11-04 17:30:20 +03:00 |
|
Triang3l
|
9deb710607
|
[D3D12] CP: Framework for multiple command lists per frame
|
2019-10-31 23:33:11 +03:00 |
|
Triang3l
|
6e5a0ebf7b
|
[D3D12] CP: Separate guest frame and non-frame submissions
|
2019-10-28 22:00:59 +03:00 |
|
Triang3l
|
b4af63fe31
|
[D3D12] Detach UploadBufferPool and DescriptorHeapPool from D3D12Context
|
2019-10-27 20:53:53 +03:00 |
|
Triang3l
|
f75d927cc5
|
[D3D12] Resolve fetch memory read tracing
|
2019-10-25 09:17:08 +03:00 |
|
Triang3l
|
a9ed73bdd1
|
[GPU] Remove most hardcoded register/instruction layouts from common and D3D12 code
|
2019-10-20 19:40:37 +03:00 |
|
Triang3l
|
352f12f92e
|
[D3D12] Switch from gflags to cvars
|
2019-08-03 16:53:23 +03:00 |
|
Triang3l
|
90c9c24ca5
|
[D3D12] Add d3d12_readback_resolve gflag
|
2019-08-01 08:55:47 +03:00 |
|
Triang3l
|
08675ab65e
|
[D3D12] 3D texture resolve
|
2019-04-25 08:37:55 +03:00 |
|
Triang3l
|
293851d0c9
|
[D3D12] Re-add accidentally deleted RT update trigger
|
2019-04-12 20:09:31 +03:00 |
|
Triang3l
|
8f51855c8f
|
Revert "[D3D12] Re-add accidentally deleted RT update trigger and treat Z test and write bits separately"
This reverts commit 25cc189e99.
|
2019-04-12 20:04:50 +03:00 |
|
Triang3l
|
25cc189e99
|
[D3D12] Re-add accidentally deleted RT update trigger and treat Z test and write bits separately
|
2019-04-12 19:13:03 +03:00 |
|
Triang3l
|
ecc056912d
|
[D3D12] Don't drop draw calls with no render targets
|
2019-04-12 16:59:45 +03:00 |
|
Triang3l
|
93a18a517b
|
[D3D12] Place UAV barriers for the EDRAM ROV when layout changes
|
2019-04-12 15:59:09 +03:00 |
|
Triang3l
|
45cee3f871
|
[D3D12] Don't create RT store pipelines with ROV
|
2019-04-11 12:05:13 +03:00 |
|
Triang3l
|
88c594ca3b
|
[D3D12] Fix RB_COPY_DEST_PITCH handling in ResolveCopy
|
2019-04-10 22:35:05 +03:00 |
|
Triang3l
|
8c56d5cb98
|
[D3D12] Fix lint failure in RenderTargetCache::BeginFrame
|
2019-04-09 23:04:13 +03:00 |
|
Triang3l
|
4e8e75c549
|
[D3D12] Remove TODO for initial EDRAM clear since Windows clears allocations anyway
|
2019-04-09 19:45:35 +03:00 |
|
Triang3l
|
5582e63ef1
|
[D3D12] Resolve 16-bit RTs to unorm textures, not snorm
|
2019-03-07 11:21:39 +03:00 |
|
Triang3l
|
57e8f05234
|
[D3D12] Make RG16/RGBA16 RTVs range switchable
|
2019-01-29 14:39:04 +03:00 |
|
Triang3l
|
b7bcdf3e8b
|
[D3D12] Pre-create EDRAM and shared memory buffer descriptors
|
2019-01-17 16:39:51 +03:00 |
|
Triang3l
|
364cae6cc8
|
[D3D12] Use deferred command list
|
2019-01-03 15:08:49 +03:00 |
|
Triang3l
|
317e5c3ce2
|
[D3D12] Some stats in the profiler, tweak tiled buffer heap sizes
|
2018-12-30 15:09:58 +03:00 |
|
Triang3l
|
14476e5453
|
[D3D12] Rename 2_10_10_10 AS_16 RT format to AS_10
|
2018-12-29 14:59:10 +03:00 |
|
Triang3l
|
952819ed87
|
[D3D12] Don't 4KB-align sizes of resolve destinations
|
2018-12-13 15:22:16 +03:00 |
|
Triang3l
|
9427667a27
|
[D3D12] Experimental 2x resolution scale
|
2018-12-06 10:38:13 +03:00 |
|
Triang3l
|
70fae20072
|
[D3D12] Apply scissor to resolve regions
|
2018-11-21 17:15:09 +03:00 |
|
Triang3l
|
b0b1e684f7
|
[D3D12] Fix UAV binding in EDRAM clear root signature
|
2018-11-20 21:29:04 +03:00 |
|
Triang3l
|
38f421e89f
|
[D3D12] GPUTEXTUREFORMAT_6_5_5 as RBG
|
2018-11-16 12:56:19 +03:00 |
|
Triang3l
|
ae48b3ffa8
|
[D3D12] Disable placed resources for RTV/DSV because of Nvidia
|
2018-11-10 22:45:55 +03:00 |
|
Triang3l
|
3b57c82fe4
|
[D3D12] ROV: Don't use the D24FS8-specific clear shader with ROV
|
2018-11-03 20:55:50 +03:00 |
|
Triang3l
|
5a79f675bd
|
[D3D12] ROV: Unbind resolve RT after using
|
2018-11-01 22:13:45 +03:00 |
|
Triang3l
|
251f078baf
|
[D3D12] Fix mipmapped cubemaps and stacked textures
|
2018-10-29 22:40:29 +03:00 |
|
Triang3l
|
83c99bc811
|
[D3D12] Fix resolve region handling
|
2018-10-28 14:36:41 +03:00 |
|
Triang3l
|
43f34d804a
|
[D3D12] Load D3D dynamically
|
2018-10-23 19:21:01 +03:00 |
|
Triang3l
|
b81bb4d68c
|
[D3D12] Code cleanup
|
2018-10-23 16:42:53 +03:00 |
|
Triang3l
|
8cfff36ec1
|
[D3D12] ROV: UAV barrier in Resolve
|
2018-10-21 14:53:29 +03:00 |
|
Triang3l
|
1860bc6a59
|
[D3D12] Display whether ROV is actually used in the title
|
2018-10-17 17:53:37 +03:00 |
|
Triang3l
|
8cde541596
|
[D3D12] ROV: Binding
|
2018-10-10 18:33:39 +03:00 |
|
Triang3l
|
67e5cb8681
|
[D3D12] ROV: Disable RTs when using ROV
|
2018-10-10 16:37:35 +03:00 |
|
Triang3l
|
6d2e74325c
|
[D3D12] ROV: Check if supported
|
2018-10-10 14:30:29 +03:00 |
|
Triang3l
|
7bc79cbd01
|
[D3D12] Signed texture SRVs
|
2018-10-09 21:44:18 +03:00 |
|
Triang3l
|
70103804c3
|
[D3D12] 8/16bpp resolves, fixed16 RT exp bias, RT format documentation
|
2018-09-26 16:10:23 +03:00 |
|
Triang3l
|
ecfa70284e
|
[D3D12] Treat gamma/as_16 EDRAM formats the same as their base formats
|
2018-09-22 19:22:57 +03:00 |
|
Triang3l
|
fdd536f572
|
[D3D12] Swap columns 0:39 and 40:79 of depth buffers in EDRAM
|
2018-09-19 11:40:28 +03:00 |
|