xenia-rs/migration/project-root/ppc-manual/memory/sth.md

sth — Store Half Word

Category: Memory · Form: D · Opcode: 0xb0000000

Assembler Mnemonics

Mnemonic	XML entry	Flags	Description
sth	sth	—	Store Half Word
sthu	sthu	—	Store Half Word with Update
sthux	sthux	—	Store Half Word with Update Indexed
sthx	sthx	—	Store Half Word Indexed

Syntax

sth [RS], [d]([RA0])
sthu [RS], [d]([RA])
sthux [RS], [RA], [RB]
sthx [RS], [RA0], [RB]

Encoding

sth — form D

• Opcode word: 0xb0000000
• Primary opcode (bits 0–5): 44
• Extended opcode: —
• Synchronising: no

Bits	Field	Meaning
0–5	OPCD	primary opcode
6–10	RT	destination GPR (or RS when storing)
11–15	RA	source GPR (0 ⇒ literal 0 for RA0 forms)
16–31	D/SI/UI	16-bit signed or unsigned immediate

sthu — form D

• Opcode word: 0xb4000000
• Primary opcode (bits 0–5): 45
• Extended opcode: —
• Synchronising: no

Bits	Field	Meaning
0–5	OPCD	primary opcode
6–10	RT	destination GPR (or RS when storing)
11–15	RA	source GPR (0 ⇒ literal 0 for RA0 forms)
16–31	D/SI/UI	16-bit signed or unsigned immediate

sthux — form X

• Opcode word: 0x7c00036e
• Primary opcode (bits 0–5): 31
• Extended opcode: 439
• Synchronising: no

Bits	Field	Meaning
0–5	OPCD	primary opcode
6–10	RT/FRT/VRT	destination
11–15	RA/FRA/VRA	source A
16–20	RB/FRB/VRB	source B
21–30	XO	extended opcode (10 bits)
31	Rc	record-form flag

sthx — form X

• Opcode word: 0x7c00032e
• Primary opcode (bits 0–5): 31
• Extended opcode: 407
• Synchronising: no

Bits	Field	Meaning
0–5	OPCD	primary opcode
6–10	RT/FRT/VRT	destination
11–15	RA/FRA/VRA	source A
16–20	RB/FRB/VRB	source B
21–30	XO	extended opcode (10 bits)
31	Rc	record-form flag

Operands

Field	Role	Description
RS	sth: read; sthu: read; sthux: read; sthx: read	Source GPR (alias for RD in some stores).
RA0	sth: read; sthx: read	Source GPR; when the encoded register number is 0 the operand is the literal 64-bit zero, not r0.
d	sth: read; sthu: read	16-bit signed displacement (d) added to the base address register.
RA	sthu: read; sthu: write; sthux: read; sthux: write	Source GPR (r0–r31).
RB	sthux: read; sthx: read	Source GPR.

Register Effects

sth

• Reads (always): RS, RA0, d
• Reads (conditional): none
• Writes (always): none
• Writes (conditional): none

sthu

• Reads (always): RS, RA, d
• Reads (conditional): none
• Writes (always): RA
• Writes (conditional): none

sthux

• Reads (always): RS, RA, RB
• Reads (conditional): none
• Writes (always): RA
• Writes (conditional): none

sthx

• Reads (always): RS, RA0, RB
• Reads (conditional): none
• Writes (always): none
• Writes (conditional): none

Status-Register Effects

No condition-register or status-register effects.

Operation (pseudocode)

EA <- (RA|0) + EXTS(d)
MEM(EA, 2) <- (RS)[48:63]

C Translation Example

/* C translation: the xenia-rs interpreter arm below in           */
/* Implementation References is the authoritative semantic        */
/* snapshot. Translate it line-by-line:                            */
/*   - ctx.gpr[N]  -> r[N]       (or f[]/v[] for FPRs/VRs)        */
/*   - mem.read_u*/write_u* -> mem_read_u*_be / mem_write_u*_be   */
/*   - ctx.update_cr_signed(fld, v) -> update_cr_signed(fld, v)   */
/*   - ctx.xer_ca / xer_ov / xer_so -> xer.CA / xer.OV / xer.SO   */
/* The Register Effects and Status-Register Effects tables above  */
/* enumerate every side effect a faithful translation must emit.  */

Implementation References

sth

• xenia-canary XML: tools/ppc-instructions.xml — search for mnem="sth"
• xenia-canary emit: src/xenia/cpu/ppc/ppc_emit_memory.cc:455
• xenia-rs opcode: crates/xenia-cpu/src/opcode.rs:73
• xenia-rs decoder: crates/xenia-cpu/src/decoder.rs:367
• xenia-rs interpreter: crates/xenia-cpu/src/interpreter.rs:1363-1371

xenia-rs interpreter body (frozen snapshot)

        PpcOpcode::sth => {
            let ea = if instr.ra() == 0 { 0u64 } else { ctx.gpr[instr.ra()] };
            let ea = ea.wrapping_add(instr.d() as i64 as u64) as u32;
            if let Some(t) = ctx.reservation_table.as_ref().filter(|t| t.is_enabled()) {
                if t.has_active_reservers() { t.invalidate_for_write(ea); }
            }
            mem.write_u16(ea, ctx.gpr[instr.rs()] as u16);
            ctx.pc += 4;
        }

sthu

• xenia-canary XML: tools/ppc-instructions.xml — search for mnem="sthu"
• xenia-canary emit: src/xenia/cpu/ppc/ppc_emit_memory.cc:475
• xenia-rs opcode: crates/xenia-cpu/src/opcode.rs:73
• xenia-rs decoder: crates/xenia-cpu/src/decoder.rs:368
• xenia-rs interpreter: crates/xenia-cpu/src/interpreter.rs:1372-1380

xenia-rs interpreter body (frozen snapshot)

        PpcOpcode::sthu => {
            let ea = ctx.gpr[instr.ra()].wrapping_add(instr.d() as i64 as u64) as u32;
            if let Some(t) = ctx.reservation_table.as_ref().filter(|t| t.is_enabled()) {
                if t.has_active_reservers() { t.invalidate_for_write(ea); }
            }
            mem.write_u16(ea, ctx.gpr[instr.rs()] as u16);
            ctx.gpr[instr.ra()] = ea as u64;
            ctx.pc += 4;
        }

sthux

• xenia-canary XML: tools/ppc-instructions.xml — search for mnem="sthux"
• xenia-canary emit: src/xenia/cpu/ppc/ppc_emit_memory.cc:485
• xenia-rs opcode: crates/xenia-cpu/src/opcode.rs:73
• xenia-rs decoder: crates/xenia-cpu/src/decoder.rs:808
• xenia-rs interpreter: crates/xenia-cpu/src/interpreter.rs:1390-1398

xenia-rs interpreter body (frozen snapshot)

        PpcOpcode::sthux => {
            let ea = ctx.gpr[instr.ra()].wrapping_add(ctx.gpr[instr.rb()]) as u32;
            if let Some(t) = ctx.reservation_table.as_ref().filter(|t| t.is_enabled()) {
                if t.has_active_reservers() { t.invalidate_for_write(ea); }
            }
            mem.write_u16(ea, ctx.gpr[instr.rs()] as u16);
            ctx.gpr[instr.ra()] = ea as u64;
            ctx.pc += 4;
        }

sthx

• xenia-canary XML: tools/ppc-instructions.xml — search for mnem="sthx"
• xenia-canary emit: src/xenia/cpu/ppc/ppc_emit_memory.cc:495
• xenia-rs opcode: crates/xenia-cpu/src/opcode.rs:73
• xenia-rs decoder: crates/xenia-cpu/src/decoder.rs:806
• xenia-rs interpreter: crates/xenia-cpu/src/interpreter.rs:1381-1389

xenia-rs interpreter body (frozen snapshot)

        PpcOpcode::sthx => {
            let ea = if instr.ra() == 0 { 0u64 } else { ctx.gpr[instr.ra()] };
            let ea = ea.wrapping_add(ctx.gpr[instr.rb()]) as u32;
            if let Some(t) = ctx.reservation_table.as_ref().filter(|t| t.is_enabled()) {
                if t.has_active_reservers() { t.invalidate_for_write(ea); }
            }
            mem.write_u16(ea, ctx.gpr[instr.rs()] as u16);
            ctx.pc += 4;
        }

Special Cases & Edge Conditions

• Stores low 16 bits of RS. Writes (RS)[48:63] — the low half-word — at EA. The xenia snapshot does mem.write_u16(ea, ctx.gpr[instr.rs()] as u16). The high 48 bits of RS are ignored: storing a 64-bit value through sth silently truncates.
• Big-endian write. Byte at EA is the high byte of the half (RS[48:55]), byte at EA+1 is the low byte (RS[56:63]). On little-endian hosts the byte-swap happens at the memory boundary.
• RA0 (non-update forms). RA = 0 in sth and sthx selects literal zero. Update forms sthu / sthux invoke RA = 0 as an invalid form.
• Update-form post-write. sthu / sthux write the computed EA back to RA after the store.
• No alignment requirement. Xenon tolerates unaligned half-word stores; the two bytes are written at EA and EA+1 regardless of alignment.
• Common in audio / Unicode code. Standard store for 16-bit PCM samples and UTF-16 code units. Compilers emit sth for short * writes.
• Cache effects. A sth to a cold line triggers a read-allocate; for bulk half-word writes to a fresh line, prefer pre-clearing with dcbz128.

Related Instructions

• stb, stw, std — narrower / wider stores.
• sthbrx — byte-reversed half-word store (little-endian half).
• lhz, lha — corresponding loads (zero / sign extension).
• stmw, stswi, stswx — bulk stores.

IBM Reference

• AIX 7.3 — sth (Store Half)
• AIX 7.3 — sthu / sthx / sthux